OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk/mpsoc/perl_gui/lib/ip
    from Rev 48 to Rev 54
    Reverse comparison

Rev 48 → Rev 54

/Bus/wishbone_bus.IP
343,7 → 343,8
'hdl_files' => [
'/mpsoc/rtl/src_peripheral/bus/wishbone_bus.v',
'/mpsoc/rtl/main_comp.v',
'/mpsoc/rtl/arbiter.v'
'/mpsoc/rtl/arbiter.v',
'/mpsoc/rtl/pronoc_def.v'
],
'parameters_order' => [
'M',
/DMA/dma.IP
318,6 → 318,7
'hdl_files' => [
'/mpsoc/rtl/main_comp.v',
'/mpsoc/rtl/arbiter.v',
'/mpsoc/rtl/pronoc_def.v',
'/mpsoc/rtl/src_peripheral/DMA/dma_multi_chanel_wb.v'
],
'ip_name' => 'dma',
/NoC/ni_master.IP
423,6 → 423,7
'/mpsoc/rtl/src_peripheral/ni/ni_crc32.v',
'/mpsoc/rtl/main_comp.v',
'/mpsoc/rtl/arbiter.v',
'/mpsoc/rtl/pronoc_def.v',
'/mpsoc/rtl/src_topolgy/',
'/mpsoc/rtl/src_noc/'
],

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.