OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk/mpsoc/script
    from Rev 42 to Rev 43
    Reverse comparison

Rev 42 → Rev 43

/transcript File deleted
transcript Property changes : Deleted: svn:executable ## -1 +0,0 ## -* \ No newline at end of property Index: model.tcl =================================================================== --- model.tcl (revision 42) +++ model.tcl (revision 43) @@ -1,12 +1,4 @@ #!/usr/bin/tclsh - - - - - - - - ################################################################### ## Author : Alireza Monemi ## Email : Index: run_modelsim =================================================================== --- run_modelsim (revision 42) +++ run_modelsim (revision 43) @@ -1,5 +1,5 @@ #!/bin/sh - -/home/alireza/altera/13.0sp1/modelsim_ase/bin/vsim -do model.tcl +/home/alireza/intelFPGA_lite/17.1/modelsim_ase/bin/vsim -do model.tcl +#/home/alireza/altera/13.0sp1/modelsim_ase/bin/vsim -do model.tcl #/home/alireza/altera/modeltech/bin/vsim -do model.tcl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.