OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk/mpsoc/src_processor/lm32/sw
    from Rev 38 to Rev 45
    Reverse comparison

Rev 38 → Rev 45

/Makefile
5,7 → 5,7
 
#SREC2VRAM ?= ../../../toolchain/lm32/srec2vram/srec2vram
 
RAMSIZE=3FFF
#RAMSIZE=3FFF
#CPU_FLAGS=-mbarrel-shift-enabled -mmultiply-enabled -msign-extend-enabled -mdivide-enabled
CPU_FLAGS=-mbarrel-shift-enabled -mmultiply-enabled
 
54,7 → 54,8
#$(SREC2VRAM) image.srec 0x40000000 0x1000 > $(VRAMFILE)
rm -Rf ./RAM
mkdir -p ./RAM
$(IHEX2MIF) -f image.ihex -e $(RAMSIZE) -o RAM/ram0.mif
#$(IHEX2MIF) -f image.ihex -e $(RAMSIZE) -o RAM/ram0.mif
$(IHEX2MIF) -f image.ihex -o RAM/ram0.mif
$(IHEX2BIN) -i image.ihex -o RAM/ram0.bin
$(BIN2HEX) -f RAM/ram0.bin -h
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.