OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
    from Rev 8 to Rev 9
    Reverse comparison

Rev 8 → Rev 9

/noc_based_mpsoc/src/IP_core/bus_addr_cmp.v
1,3 → 1,32
/*********************************************************************
File: bus_addr_cmp.v
Copyright (C) 2014 Alireza Monemi
 
This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.
 
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>.
Purpose:
wishbone bus address comparator
 
Info: monemi@fkegraduate.utm.my
 
****************************************************************/
 
 
 
module bus_addr_cmp #(
parameter RAM_EN = 1,
parameter NOC_EN = 1,
5,7 → 34,7
parameter EXT_INT_EN = 1,
parameter TIMER_EN = 1,
parameter INT_CTRL_EN = 1,
//parameter NEW_DEV_EN = 1,
parameter ADDR_PERFIX_ = 8,
parameter SLAVE_NUM_ = 3
)
49,8 → 78,13
assign base_start_addr [k] = INT_CTRL_ADDR_START;
assign base_end_addr [k] = INT_CTRL_ADDR_START+ INT_CTRL_BK_NUM;
end
/*
adding new device:
end else if(k == NEW_DEV_ID) begin
assign base_start_addr [k] = NEW_DEV__ADDR_START;
assign base_end_addr [k] = NEW_DEV__ADDR_START+ NEW_DEV_BK_NUM;
end
*/
assign cmp_out[k] = ( addr_in >= base_start_addr [k] ) & ( addr_in < base_end_addr[k] );
end//for
58,3 → 92,4
 
 
endmodule
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.