OpenCores
URL https://opencores.org/ocsvn/dirac/dirac/trunk

Subversion Repositories dirac

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /dirac/trunk/src/decoder
    from Rev 10 to Rev 12
    ↔ Reverse comparison
  •

Rev 10 → Rev 12

/ARITHMETICDECODER.vhd
0,0 → 1,290
-- ***** BEGIN LICENSE BLOCK *****
--
-- $Id: ARITHMETICDECODER.vhd,v 1.4 2006-10-05 16:17:12 petebleackley Exp $ $Name: not supported by cvs2svn $
-- *
-- * Version: MPL 1.1/GPL 2.0/LGPL 2.1
-- *
-- * The contents of this file are subject to the Mozilla Public License
-- * Version 1.1 (the "License"); you may not use this file except in compliance
-- * with the License. You may obtain a copy of the License at
-- * http://www.mozilla.org/MPL/
-- *
-- * Software distributed under the License is distributed on an "AS IS" basis,
-- * WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for
-- * the specific language governing rights and limitations under the License.
-- *
-- * The Original Code is BBC Research and Development code.
-- *
-- * The Initial Developer of the Original Code is the British Broadcasting
-- * Corporation.
-- * Portions created by the Initial Developer are Copyright (C) 2004.
-- * All Rights Reserved.
-- *
-- * Contributor(s): Peter Bleackley (Original author)
-- *
-- * Alternatively, the contents of this file may be used under the terms of
-- * the GNU General Public License Version 2 (the "GPL"), or the GNU Lesser
-- * Public License Version 2.1 (the "LGPL"), in which case the provisions of
-- * the GPL or the LGPL are applicable instead of those above. If you wish to
-- * allow use of your version of this file only under the terms of the either
-- * the GPL or LGPL and not to allow others to use your version of this file
-- * under the MPL, indicate your decision by deleting the provisions above
-- * and replace them with the notice and other provisions required by the GPL
-- * or LGPL. If you do not delete the provisions above, a recipient may use
-- * your version of this file under the terms of any one of the MPL, the GPL
-- * or the LGPL.
-- * ***** END LICENSE BLOCK ***** */
 
 
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
-- Uncomment the following lines to use the declarations that are
-- provided for instantiating Xilinx primitive components.
--library UNISIM;
--use UNISIM.VComponents.all;
 
entity ARITHMETICDECODER is
Port ( ENABLE : in std_logic;
DATA_IN : in std_logic;
NEWCONTEXT : in std_logic;
CONTEXT_SELECT : in std_logic_vector (5 downto 0);
HALVECOUNTS : in std_logic;
RESET : in std_logic;
CLOCK : in std_logic;
SENDING : out std_logic;
DATA_OUT : out std_logic);
end ARITHMETICDECODER;
 
architecture RTL of ARITHMETICDECODER is
component INPUT_CONTROL
generic(WIDTH : integer range 1 to 16);
port( ENABLE : in std_logic;
DATA_IN : in std_logic_vector (WIDTH -1 downto 0);
BUFFER_CONTROL : in std_logic;
DEMAND : in std_logic;
RESET : in std_logic;
CLOCK : in std_logic;
SENDING : out std_logic;
DATA_OUT : out std_logic_vector (WIDTH - 1 downto 0));
end component INPUT_CONTROL;
component STORAGE_REGISTER
Port ( LOAD : in std_logic_vector(15 downto 0);
SHIFT_IN : in std_logic;
SET_VALUE : in std_logic;
SHIFT_ALL : in std_logic;
SHIFT_MOST : in std_logic;
RESET : in std_logic;
CLOCK : in std_logic;
OUTPUT : out std_logic_vector(15 downto 0));
end component STORAGE_REGISTER;
component CONVERGENCE_CHECK
port ( HIGH_MSB : in std_logic;
LOW_MSB : in std_logic;
HIGH_SECONDBIT : in std_logic;
LOW_SECONDBIT : in std_logic;
CHECK : in std_logic;
TRIGGER_OUTPUT : out std_logic;
TRIGGER_FOLLOW : out std_logic);
end component CONVERGENCE_CHECK;
component ARITHMETIC_UNIT
port ( DIFFERENCE : in std_logic_vector(15 downto 0);
PROB : in std_logic_vector(7 downto 0);
LOW : in std_logic_vector(15 downto 0);
ENABLE : in std_logic;
RESET : in std_logic;
CLOCK : in std_logic;
DIFFERENCE_OUT0 : out std_logic_vector(15 downto 0);
DIFFERENCE_OUT1 : out std_logic_vector(15 downto 0);
RESULT_OUT0 : out std_logic_vector(15 downto 0);
RESULT_OUT1 : out std_logic_vector(15 downto 0);
DATA_LOAD : out std_logic);
end component ARITHMETIC_UNIT;
component SYMBOL_DETECTOR
port ( ENABLE : in std_logic;
DATA_IN : in std_logic_vector (15 downto 0);
THRESHOLD : in std_logic_vector (15 downto 0);
DATA_OUT : out std_logic);
end component SYMBOL_DETECTOR;
component CONTEXT_MANAGER
port ( CONTEXT_NUMBER : in std_logic_vector(5 downto 0);
SET : in std_logic;
UPDATE : in std_logic;
DATA_IN : in std_logic;
HALVECOUNTS : in std_logic;
RESET : in std_logic;
CLOCK : in std_logic;
PROB : out std_logic_vector(7 downto 0);
READY : out std_logic);
end component CONTEXT_MANAGER;
signal HIGH_SET : std_logic;
signal LOW_SET : std_logic;
signal SHIFT_ALL : std_logic;
signal DIFFERENCE_SHIFT_ALL : std_logic;
signal SHIFT_MOST : std_logic;
signal ZERO_OUTPUT : std_logic;
signal ARITHMETIC_UNIT_ENABLE : std_logic;
signal CONVERGENCE_TEST : std_logic;
signal TRIGGER_INPUT : std_logic;
signal TRIGGER_FOLLOW: std_logic;
signal DATA_LOAD: std_logic;
signal GET_DATA : std_logic;
signal DATA_AVAILABLE : std_logic;
signal BUFFERED_DATA : std_logic;
signal SYMBOL : std_logic;
signal HOLD : std_logic;
signal PROB_AVAILABLE : std_logic;
signal DIFFERENCE_IN : std_logic_vector (15 downto 0);
signal ARITHMETIC_UNIT_RESULT_OUT0 : std_logic_vector (15 downto 0);
signal ARITHMETIC_UNIT_RESULT_OUT1 : std_logic_vector (15 downto 0);
signal ARITHMETIC_UNIT_DIFFERENCE_OUT0 : std_logic_vector(15 downto 0);
signal ARITHMETIC_UNIT_DIFFERENCE_OUT1 : std_logic_vector(15 downto 0);
signal DIFFERENCE_VALUE : std_logic_vector (15 downto 0);
signal HIGH_VALUE : std_logic_vector (15 downto 0);
signal LOW_VALUE : std_logic_vector (15 downto 0);
signal CURRENT_VALUE : std_logic_vector (15 downto 0);
signal PROB : std_logic_vector (7 downto 0);
signal DATA_IN2 : std_logic_vector(0 downto 0);
signal BUFFERED_DATA2 : std_logic_vector(0 downto 0);
 
 
begin
-- input buffering
INBUFFER: INPUT_CONTROL
generic map (WIDTH => 1)
port map(ENABLE => ENABLE,
DATA_IN => DATA_IN2,
BUFFER_CONTROL => HOLD,
DEMAND => GET_DATA,
RESET => RESET,
CLOCK => CLOCK,
SENDING => DATA_AVAILABLE,
DATA_OUT => BUFFERED_DATA2);
 
DATA_IN2(0) <= DATA_IN;
BUFFERED_DATA <= BUFFERED_DATA2(0);
 
-- Context
 
PROBABILITY : CONTEXT_MANAGER
port map(CONTEXT_NUMBER => CONTEXT_SELECT,
SET => NEWCONTEXT,
UPDATE =>DATA_LOAD,
DATA_IN => SYMBOL,
HALVECOUNTS => HALVECOUNTS,
RESET => RESET,
CLOCK => CLOCK,
PROB => PROB,
READY => PROB_AVAILABLE);
 
-- Specify the registers
HIGH: STORAGE_REGISTER
port map( LOAD => ARITHMETIC_UNIT_RESULT_OUT0,
SHIFT_IN => '1',
SET_VALUE => HIGH_SET,
SHIFT_ALL => SHIFT_ALL,
SHIFT_MOST => SHIFT_MOST,
RESET => RESET,
CLOCK => CLOCK,
OUTPUT => HIGH_VALUE);
 
LOW: STORAGE_REGISTER
port map( LOAD => ARITHMETIC_UNIT_RESULT_OUT1,
SHIFT_IN => '0',
SET_VALUE => LOW_SET,
SHIFT_ALL => SHIFT_ALL,
SHIFT_MOST => SHIFT_MOST,
RESET => RESET,
CLOCK => CLOCK,
OUTPUT => LOW_VALUE);
 
DIFFERENCE: STORAGE_REGISTER
port map( LOAD => DIFFERENCE_IN,
SHIFT_IN => '1',
SET_VALUE => DATA_LOAD,
SHIFT_ALL => DIFFERENCE_SHIFT_ALL,
SHIFT_MOST => '0',
RESET => RESET,
CLOCK => CLOCK,
OUTPUT => DIFFERENCE_VALUE);
 
CURRENT: STORAGE_REGISTER
port map( LOAD => "0000000000000000",
SHIFT_IN => BUFFERED_DATA,
SET_VALUE => '0',
SHIFT_ALL => SHIFT_ALL,
SHIFT_MOST => SHIFT_MOST,
RESET => RESET,
CLOCK => CLOCK,
OUTPUT => CURRENT_VALUE);
-- The arithmetic
 
ARITH: ARITHMETIC_UNIT
port map(DIFFERENCE => DIFFERENCE_VALUE,
PROB => PROB,
LOW => LOW_VALUE,
ENABLE => ARITHMETIC_UNIT_ENABLE,
RESET => RESET,
CLOCK => CLOCK,
DIFFERENCE_OUT0 => ARITHMETIC_UNIT_DIFFERENCE_OUT0,
DIFFERENCE_OUT1 => ARITHMETIC_UNIT_DIFFERENCE_OUT1,
RESULT_OUT0 => ARITHMETIC_UNIT_RESULT_OUT0,
RESULT_OUT1 => ARITHMETIC_UNIT_RESULT_OUT1,
DATA_LOAD => DATA_LOAD);
 
--The convergence checks
 
CONVERGE: CONVERGENCE_CHECK
port map(HIGH_MSB => HIGH_VALUE(15),
LOW_MSB => LOW_VALUE(15),
HIGH_SECONDBIT => HIGH_VALUE(14),
LOW_SECONDBIT => LOW_VALUE(14),
CHECK => CONVERGENCE_TEST,
TRIGGER_OUTPUT => TRIGGER_INPUT,
TRIGGER_FOLLOW => TRIGGER_FOLLOW);
 
--The output unit
 
OUTPUT: SYMBOL_DETECTOR
port map(ENABLE => DATA_LOAD,
DATA_IN => CURRENT_VALUE,
THRESHOLD => ARITHMETIC_UNIT_RESULT_OUT1,
DATA_OUT => SYMBOL);
 
SENDING <= DATA_LOAD;
DATA_OUT <= SYMBOL;
-- Input logic
 
HIGH_SET <= ZERO_OUTPUT and DATA_LOAD;
ZERO_OUTPUT <= not SYMBOL;
LOW_SET <= SYMBOL and DATA_LOAD;
GET_DATA <= TRIGGER_INPUT or TRIGGER_FOLLOW;
HOLD <= DATA_LOAD or not GET_DATA;
 
-- Control logic for DIFFERENCE register
 
DIFFERENCE_SHIFT_ALL <= SHIFT_ALL or SHIFT_MOST;
 
CONVERGENCE_TEST <= not DATA_LOAD;
 
-- Control logic for arithmetic unit
ARITHMETIC_UNIT_ENABLE <= PROB_AVAILABLE and not(GET_DATA or DATA_LOAD or NEWCONTEXT);
 
-- Control Logic for input control
SHIFT_ALL <= TRIGGER_INPUT and DATA_AVAILABLE;
SHIFT_MOST <= TRIGGER_FOLLOW and DATA_AVAILABLE;
 
--Select new difference value
NEWDIFF : process(SYMBOL,ARITHMETIC_UNIT_DIFFERENCE_OUT0,ARITHMETIC_UNIT_DIFFERENCE_OUT1)
begin
if(SYMBOL = '1') then
DIFFERENCE_IN <= ARITHMETIC_UNIT_DIFFERENCE_OUT1;
else
DIFFERENCE_IN <= ARITHMETIC_UNIT_DIFFERENCE_OUT0;
end if;
end process NEWDIFF;
 
end RTL;
ARITHMETICDECODER.vhd Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: STORAGE_REGISTER.vhd =================================================================== --- STORAGE_REGISTER.vhd (nonexistent) +++ STORAGE_REGISTER.vhd (revision 12) @@ -0,0 +1,51 @@ +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +-- Uncomment the following lines to use the declarations that are +-- provided for instantiating Xilinx primitive components. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity STORAGE_REGISTER is + Port ( LOAD : in std_logic_vector(15 downto 0); + SHIFT_IN : in std_logic; + SET_VALUE : in std_logic; + SHIFT_ALL : in std_logic; + SHIFT_MOST : in std_logic; + RESET : in std_logic; + CLOCK : in std_logic; + OUTPUT : out std_logic_vector(15 downto 0)); +end entity STORAGE_REGISTER; + +architecture RTL of STORAGE_REGISTER is + + signal Q: std_logic_vector(15 downto 0); +begin + + +-- outputs + + OUTPUT <= Q; + +-- storage + + STORE: process (CLOCK) + begin + if CLOCK'event and CLOCK = '1' then + if RESET = '1' then + Q <= (others => '0'); + elsif SET_VALUE = '1' then + Q <= LOAD; + elsif SHIFT_ALL = '1' then + Q <= Q(14 downto 0) & SHIFT_IN; + elsif SHIFT_MOST = '1' then + Q <= Q(15) & Q(13 downto 0) & SHIFT_IN; + end if; + end if; + end process STORE; + + +end architecture RTL; +
STORAGE_REGISTER.vhd Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: storage_register.prj =================================================================== --- storage_register.prj (nonexistent) +++ storage_register.prj (revision 12) @@ -0,0 +1 @@ +vhdl work STORAGE_REGISTER.vhd
storage_register.prj Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: arithmeticdecoder.prj =================================================================== --- arithmeticdecoder.prj (nonexistent) +++ arithmeticdecoder.prj (revision 12) @@ -0,0 +1,8 @@ +vhdl work ../common/FIFO.vhd +vhdl work ../common/INPUT_CONTROL.vhd +vhdl work STORAGE_REGISTER.vhd +vhdl work ../common/CONTEXT_MANAGER.vhd +vhdl work ../common/ARITHMETIC_UNIT.vhd +vhdl work ../common/CONVERGENCE_CHECK.vhd +vhdl work SYMBOL_DETECTOR.vhd +vhdl work ARITHMETICDECODER.vhd
arithmeticdecoder.prj Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: symbol_detector.prj =================================================================== --- symbol_detector.prj (nonexistent) +++ symbol_detector.prj (revision 12) @@ -0,0 +1 @@ +vhdl work SYMBOL_DETECTOR.vhd
symbol_detector.prj Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: SYMBOL_DETECTOR.vhd =================================================================== --- SYMBOL_DETECTOR.vhd (nonexistent) +++ SYMBOL_DETECTOR.vhd (revision 12) @@ -0,0 +1,71 @@ +-- ***** BEGIN LICENSE BLOCK ***** +-- +-- $Id: SYMBOL_DETECTOR.vhd,v 1.1.1.1 2005-03-30 10:09:49 petebleackley Exp $ $Name: not supported by cvs2svn $ +-- * +-- * Version: MPL 1.1/GPL 2.0/LGPL 2.1 +-- * +-- * The contents of this file are subject to the Mozilla Public License +-- * Version 1.1 (the "License"); you may not use this file except in compliance +-- * with the License. You may obtain a copy of the License at +-- * http://www.mozilla.org/MPL/ +-- * +-- * Software distributed under the License is distributed on an "AS IS" basis, +-- * WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for +-- * the specific language governing rights and limitations under the License. +-- * +-- * The Original Code is BBC Research and Development code. +-- * +-- * The Initial Developer of the Original Code is the British Broadcasting +-- * Corporation. +-- * Portions created by the Initial Developer are Copyright (C) 2004. +-- * All Rights Reserved. +-- * +-- * Contributor(s): Peter Bleackley (Original author) +-- * +-- * Alternatively, the contents of this file may be used under the terms of +-- * the GNU General Public License Version 2 (the "GPL"), or the GNU Lesser +-- * Public License Version 2.1 (the "LGPL"), in which case the provisions of +-- * the GPL or the LGPL are applicable instead of those above. If you wish to +-- * allow use of your version of this file only under the terms of the either +-- * the GPL or LGPL and not to allow others to use your version of this file +-- * under the MPL, indicate your decision by deleting the provisions above +-- * and replace them with the notice and other provisions required by the GPL +-- * or LGPL. If you do not delete the provisions above, a recipient may use +-- * your version of this file under the terms of any one of the MPL, the GPL +-- * or the LGPL. +-- * ***** END LICENSE BLOCK ***** */ + + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +-- Uncomment the following lines to use the declarations that are +-- provided for instantiating Xilinx primitive components. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity SYMBOL_DETECTOR is + Port ( ENABLE : in std_logic; + DATA_IN : in std_logic_vector(15 downto 0); + THRESHOLD : in std_logic_vector(15 downto 0); + DATA_OUT : out std_logic); +end SYMBOL_DETECTOR; + +architecture RTL of SYMBOL_DETECTOR is + +begin +DECODE: process(ENABLE,DATA_IN,THRESHOLD) + begin + if ((ENABLE = '1') and (DATA_IN >= THRESHOLD)) then + DATA_OUT <= '1'; + else + DATA_OUT <= '0'; + end if; +end process DECODE; + + + + +end RTL;
SYMBOL_DETECTOR.vhd Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.