OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /eco32/trunk/hwtests
    from Rev 34 to Rev 39
    ↔ Reverse comparison
  •

Rev 34 → Rev 39

/serial/fpga2pc/Makefile
23,10 → 23,10
$(BUILD)/bin/ld -h -rc 0xE0000000 -o send1.bin send1.o
 
send0.exo: send0.bin
$(BUILD)/bin/bin2exo 0 send0.bin send0.exo
$(BUILD)/bin/bin2exo -S2 0 send0.bin send0.exo
 
send1.exo: send1.bin
$(BUILD)/bin/bin2exo 0 send1.bin send1.exo
$(BUILD)/bin/bin2exo -S2 0 send1.bin send1.exo
 
receive: receive.c
gcc -m32 -g -Wall -o receive receive.c
/serial/pc2fpga/Makefile
23,10 → 23,10
$(BUILD)/bin/ld -h -rc 0xE0000000 -o receive1.bin receive1.o
 
receive0.exo: receive0.bin
$(BUILD)/bin/bin2exo 0 receive0.bin receive0.exo
$(BUILD)/bin/bin2exo -S2 0 receive0.bin receive0.exo
 
receive1.exo: receive1.bin
$(BUILD)/bin/bin2exo 0 receive1.bin receive1.exo
$(BUILD)/bin/bin2exo -S2 0 receive1.bin receive1.exo
 
send: send.c
gcc -m32 -g -Wall -o send send.c
/serial/sertest/Makefile
23,10 → 23,10
$(BUILD)/bin/ld -h -rc 0xE0000000 -o echo1.bin echo1.o
 
echo0.exo: echo0.bin
$(BUILD)/bin/bin2exo 0 echo0.bin echo0.exo
$(BUILD)/bin/bin2exo -S2 0 echo0.bin echo0.exo
 
echo1.exo: echo1.bin
$(BUILD)/bin/bin2exo 0 echo1.bin echo1.exo
$(BUILD)/bin/bin2exo -S2 0 echo1.bin echo1.exo
 
sertest: sertest.c
gcc -m32 -g -Wall -o sertest sertest.c
/tlbtest/Makefile
13,7 → 13,7
install: tlbtest.exo
 
tlbtest.exo: tlbtest.bin
$(BUILD)/bin/bin2exo 0 tlbtest.bin tlbtest.exo
$(BUILD)/bin/bin2exo -S2 0 tlbtest.bin tlbtest.exo
 
tlbtest.bin: $(TLBTEST_SRC)
$(BUILD)/bin/lcc -A -Wo-rom -Wl-rd -Wl0xC03F0000 \
/divtest/Makefile
11,7 → 11,7
install: divtest.exo
 
divtest.exo: divtest.bin
$(BUILD)/bin/bin2exo 0 divtest.bin divtest.exo
$(BUILD)/bin/bin2exo -S2 0 divtest.bin divtest.exo
 
divtest.bin: divtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 -o divtest.bin divtest.o
/remtest/Makefile
11,7 → 11,7
install: remtest.exo
 
remtest.exo: remtest.bin
$(BUILD)/bin/bin2exo 0 remtest.bin remtest.exo
$(BUILD)/bin/bin2exo -S2 0 remtest.bin remtest.exo
 
remtest.bin: remtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 -o remtest.bin remtest.o
/dsptest/Makefile
13,7 → 13,7
install: dsptest.exo
 
dsptest.exo: dsptest.bin
$(BUILD)/bin/bin2exo 0 dsptest.bin dsptest.exo
$(BUILD)/bin/bin2exo -S2 0 dsptest.bin dsptest.exo
 
dsptest.bin: $(DSPTEST_SRC)
$(BUILD)/bin/lcc -A -Wo-rom -Wl-rd -Wl0xC03F0000 \
/jalrtest/Makefile
11,7 → 11,7
install: jalrtest.exo
 
jalrtest.exo: jalrtest.bin
$(BUILD)/bin/bin2exo 0 jalrtest.bin jalrtest.exo
$(BUILD)/bin/bin2exo -S2 0 jalrtest.bin jalrtest.exo
 
jalrtest.bin: jalrtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 \
/xcptest/Makefile
13,7 → 13,7
install: xcptest.exo
 
xcptest.exo: xcptest.bin
$(BUILD)/bin/bin2exo 0 xcptest.bin xcptest.exo
$(BUILD)/bin/bin2exo -S2 0 xcptest.bin xcptest.exo
 
xcptest.bin: $(XCPTEST_SRC)
$(BUILD)/bin/lcc -A -Wo-rom -Wl-rd -Wl0xC03F0000 \
/irqtest/irqtest.s
18,7 → 18,7
start:
add $29,$0,stacktop
add $8,$0,tmr_base
add $9,$0,1000
add $9,$0,50000000 ; divisor for 1 sec
stw $9,$8,4
add $9,$0,0x02
stw $9,$8,0
/irqtest/Makefile
11,7 → 11,7
install: irqtest.exo
 
irqtest.exo: irqtest.bin
$(BUILD)/bin/bin2exo 0 irqtest.bin irqtest.exo
$(BUILD)/bin/bin2exo -S2 0 irqtest.bin irqtest.exo
 
irqtest.bin: irqtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 \
/multest/Makefile
11,7 → 11,7
install: multest.exo
 
multest.exo: multest.bin
$(BUILD)/bin/bin2exo 0 multest.bin multest.exo
$(BUILD)/bin/bin2exo -S2 0 multest.bin multest.exo
 
multest.bin: multest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 -o multest.bin multest.o
/ldtest/Makefile
11,7 → 11,7
install: ldtest.exo
 
ldtest.exo: ldtest.bin
$(BUILD)/bin/bin2exo 0 ldtest.bin ldtest.exo
$(BUILD)/bin/bin2exo -S2 0 ldtest.bin ldtest.exo
 
ldtest.bin: ldtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 -o ldtest.bin ldtest.o
/memtest1/Makefile
11,7 → 11,7
install: memtest1.exo
 
memtest1.exo: memtest1.bin
$(BUILD)/bin/bin2exo 0 memtest1.bin memtest1.exo
$(BUILD)/bin/bin2exo -S2 0 memtest1.bin memtest1.exo
 
memtest1.bin: memtest1.o
$(BUILD)/bin/ld -h -rc 0xE0000000 \
/kbdtest/Makefile
13,7 → 13,7
install: kbdtest.exo
 
kbdtest.exo: kbdtest.bin
$(BUILD)/bin/bin2exo 0 kbdtest.bin kbdtest.exo
$(BUILD)/bin/bin2exo -S2 0 kbdtest.bin kbdtest.exo
 
kbdtest.bin: $(KBDTEST_SRC)
$(BUILD)/bin/lcc -A -Wo-rom -Wl-rd -Wl0xC03F0000 \
/memtest2/Makefile
11,7 → 11,7
install: memtest2.exo
 
memtest2.exo: memtest2.bin
$(BUILD)/bin/bin2exo 0 memtest2.bin memtest2.exo
$(BUILD)/bin/bin2exo -S2 0 memtest2.bin memtest2.exo
 
memtest2.bin: memtest2.o
$(BUILD)/bin/ld -h -rc 0xE0000000 \
/sregtest/Makefile
11,7 → 11,7
install: sregtest.exo
 
sregtest.exo: sregtest.bin
$(BUILD)/bin/bin2exo 0 sregtest.bin sregtest.exo
$(BUILD)/bin/bin2exo -S2 0 sregtest.bin sregtest.exo
 
sregtest.bin: sregtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 -o sregtest.bin sregtest.o
/tmrtest/tmrtest.s
6,7 → 6,7
.set io_base,0xF0300000
 
add $8,$0,tmr_base
add $9,$0,1000
add $9,$0,50000000 ; divisor for 1 sec
stw $9,$8,4
add $7,$0,'a'-10
again:
/tmrtest/Makefile
11,7 → 11,7
install: tmrtest.exo
 
tmrtest.exo: tmrtest.bin
$(BUILD)/bin/bin2exo 0 tmrtest.bin tmrtest.exo
$(BUILD)/bin/bin2exo -S2 0 tmrtest.bin tmrtest.exo
 
tmrtest.bin: tmrtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 \
/brtest/Makefile
11,7 → 11,7
install: brtest.exo
 
brtest.exo: brtest.bin
$(BUILD)/bin/bin2exo 0 brtest.bin brtest.exo
$(BUILD)/bin/bin2exo -S2 0 brtest.bin brtest.exo
 
brtest.bin: brtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 -o brtest.bin brtest.o
/looptest/Makefile
11,7 → 11,7
install: looptest.exo
 
looptest.exo: looptest.bin
$(BUILD)/bin/bin2exo 0 looptest.bin looptest.exo
$(BUILD)/bin/bin2exo -S2 0 looptest.bin looptest.exo
 
looptest.bin: looptest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 \
/shtest/Makefile
11,7 → 11,7
install: shtest.exo
 
shtest.exo: shtest.bin
$(BUILD)/bin/bin2exo 0 shtest.bin shtest.exo
$(BUILD)/bin/bin2exo -S2 0 shtest.bin shtest.exo
 
shtest.bin: shtest.o
$(BUILD)/bin/ld -h -rc 0xE0000000 -o shtest.bin shtest.o

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.