OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /eco32
    from Rev 120 to Rev 121
    Reverse comparison

Rev 120 → Rev 121

/trunk/fpga/src/dsk/ataio.v
1,3 → 1,8
//
// ataio.v -- parallel ATA I/O
//
 
 
module ata_io (clk, reset,
bus_en, bus_wr, bus_addr, bus_din, bus_dout, bus_wait,
ata_d, ata_a, ata_cs0_n, ata_cs1_n,
/trunk/fpga/src/dsk/dsk.v
1,3 → 1,8
//
// dsk.v -- parallel ATA (IDE) disk interface
//
 
 
module dsk(clk, reset,
en, wr, addr,
data_in, data_out,
/trunk/fpga/src/dsk/atabuf.v
1,3 → 1,8
//
// atabuf.v -- parallel ATA data buffer
//
 
 
module ata_buffer (clk,
bus_write, bus_addr, bus_din, bus_dout,
ata_write, ata_addr, ata_din, ata_dout);
/trunk/fpga/src/dsk/atactrl.v
1,17 → 1,23
`define ADDR_ALTERNATE_STATUS 4'b0110
`define ADDR_DEVICE_CONTROL 4'b0110
`define ADDR_DEVICE_ADDRESS 4'b0111
`define ADDR_DATA 4'b1000
`define ADDR_ERROR 4'b1001
`define ADDR_FEATURES 4'b1001
`define ADDR_SECTOR_COUNT 4'b1010
`define ADDR_LBA0 4'b1011
`define ADDR_LBA1 4'b1100
`define ADDR_LBA2 4'b1101
`define ADDR_LBA3_DRV 4'b1110
`define ADDR_STATUS 4'b1111
`define ADDR_COMMAND 4'b1111
//
// atactrl.v -- parallel ATA controller
//
 
 
`define ADDR_ALTERNATE_STATUS 4'b0110
`define ADDR_DEVICE_CONTROL 4'b0110
`define ADDR_DEVICE_ADDRESS 4'b0111
`define ADDR_DATA 4'b1000
`define ADDR_ERROR 4'b1001
`define ADDR_FEATURES 4'b1001
`define ADDR_SECTOR_COUNT 4'b1010
`define ADDR_LBA0 4'b1011
`define ADDR_LBA1 4'b1100
`define ADDR_LBA2 4'b1101
`define ADDR_LBA3_DRV 4'b1110
`define ADDR_STATUS 4'b1111
`define ADDR_COMMAND 4'b1111
 
 
module ata_ctrl (
input clk, reset,
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.