OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /eco32
    from Rev 184 to Rev 185
    ↔ Reverse comparison
  •

Rev 184 → Rev 185

/trunk/monitor/monitor/common/start.h
31,16 → 31,12
} MonitorState;
 
 
void setcon(Byte ctl);
int cinchk(void);
int cin(void);
char cin(void);
int coutchk(void);
void cout(char c);
 
int sinchk(void);
int sin(void);
int soutchk(void);
void sout(char c);
 
int dskcap(int dskno);
int dskio(int dskno, char cmd, int sct, Word addr, int nscts);
 
/trunk/monitor/monitor/boards/xsa-xst-3/start.s
2,6 → 2,9
; start.s -- ECO32 ROM monitor startup and support routines
;
 
; .set CIO_CTL,0x00 ; set console to keyboard/display
.set CIO_CTL,0x03 ; set console to serial line 0
 
.set dmapaddr,0xC0000000 ; base of directly mapped addresses
.set stacktop,0xC0010000 ; monitor stack is at top of 64K
 
24,14 → 27,14
.import _edata
.import _ebss
 
.import kbdinit
.import kbdinchk
.import kbdin
 
.import dspinit
.import dspoutchk
.import dspout
 
.import kbdinit
.import kbdinchk
.import kbdin
 
.import ser0init
.import ser0inchk
.import ser0in
58,14 → 61,11
.export _bdata
.export _bbss
 
.export setcon
.export cinchk
.export cin
.export coutchk
.export cout
.export sinchk
.export sin
.export soutchk
.export sout
.export dskcap
.export dskio
 
95,7 → 95,7
.code
.align 4
 
reset:
startup:
j start
 
interrupt:
109,34 → 109,21
.code
.align 4
 
setcon:
j setcio
 
cinchk:
; j kbdinchk
j ser0inchk
j cichk
 
cin:
; j kbdin
j ser0in
j ci
 
coutchk:
; j dspoutchk
j ser0outchk
j cochk
 
cout:
; j dspout
j ser0out
j co
 
sinchk:
j ser0inchk
 
sin:
j ser0in
 
soutchk:
j ser0outchk
 
sout:
j ser0out
 
dskcap:
j dcap
 
143,15 → 130,24
dskio:
j dio
 
reserved1:
j reserved1
reserved10:
j reserved10
 
reserved2:
j reserved2
reserved11:
j reserved11
 
reserved3:
j reserved3
reserved12:
j reserved12
 
reserved13:
j reserved13
 
reserved14:
j reserved14
 
reserved15:
j reserved15
 
;***************************************************************
 
.code
198,14 → 194,18
clrtest:
bltu $8,$9,clrloop
 
; now do some useful work
; initialize I/O
add $29,$0,stacktop ; setup monitor stack
jal kbdinit ; init keyboard
jal dspinit ; init display
jal kbdinit ; init keyboard
jal ser0init ; init serial line 0
jal ser1init ; init serial line 1
jal dskinitctl ; init disk (controller)
jal dskinitser ; init disk (serial line)
add $4,$0,CIO_CTL ; set console
jal setcio
 
; call main
jal main ; enter command loop
 
; main should never return
240,9 → 240,61
 
;***************************************************************
 
.data
.align 4
 
cioctl:
.byte 0
 
.code
.align 4
 
; void setcon(Byte ctl)
setcio:
stb $4,$0,cioctl
j $31
 
; int cinchk(void)
cichk:
ldbu $8,$0,cioctl
and $8,$8,0x01
bne $8,$0,cichk1
j kbdinchk
cichk1:
j ser0inchk
 
; char cin(void)
ci:
ldbu $8,$0,cioctl
and $8,$8,0x01
bne $8,$0,ci1
j kbdin
ci1:
j ser0in
 
; int coutchk(void)
cochk:
ldbu $8,$0,cioctl
and $8,$8,0x02
bne $8,$0,cochk1
j dspoutchk
cochk1:
j ser0outchk
 
; void cout(char c)
co:
ldbu $8,$0,cioctl
and $8,$8,0x02
bne $8,$0,co1
j dspout
co1:
j ser0out
 
;***************************************************************
 
.code
.align 4
 
; int dskcap(int dskno)
dcap:
bne $4,$0,dcapser
/trunk/monitor/monitor/boards/s3e-500/start.s
2,6 → 2,9
; start.s -- ECO32 ROM monitor startup and support routines
;
 
.set CIO_CTL,0x00 ; set console to keyboard/display
; .set CIO_CTL,0x03 ; set console to serial line 0
 
.set dmapaddr,0xC0000000 ; base of directly mapped addresses
.set stacktop,0xC0010000 ; monitor stack is at top of 64K
 
27,14 → 30,14
.import _edata
.import _ebss
 
.import kbdinit
.import kbdinchk
.import kbdin
 
.import dspinit
.import dspoutchk
.import dspout
 
.import kbdinit
.import kbdinchk
.import kbdin
 
.import ser0init
.import ser0inchk
.import ser0in
61,14 → 64,11
.export _bdata
.export _bbss
 
.export setcon
.export cinchk
.export cin
.export coutchk
.export cout
.export sinchk
.export sin
.export soutchk
.export sout
.export dskcap
.export dskio
 
98,7 → 98,7
.code
.align 4
 
reset:
startup:
j start
 
interrupt:
112,34 → 112,21
.code
.align 4
 
setcon:
j setcio
 
cinchk:
j kbdinchk
; j ser0inchk
j cichk
 
cin:
j kbdin
; j ser0in
j ci
 
coutchk:
j dspoutchk
; j ser0outchk
j cochk
 
cout:
j dspout
; j ser0out
j co
 
sinchk:
j ser0inchk
 
sin:
j ser0in
 
soutchk:
j ser0outchk
 
sout:
j ser0out
 
dskcap:
j dcap
 
146,15 → 133,24
dskio:
j dio
 
reserved1:
j reserved1
reserved10:
j reserved10
 
reserved2:
j reserved2
reserved11:
j reserved11
 
reserved3:
j reserved3
reserved12:
j reserved12
 
reserved13:
j reserved13
 
reserved14:
j reserved14
 
reserved15:
j reserved15
 
;***************************************************************
 
.code
206,14 → 202,18
clrtest:
bltu $8,$9,clrloop
 
; now do some useful work
; initialize I/O
add $29,$0,stacktop ; setup monitor stack
jal kbdinit ; init keyboard
jal dspinit ; init display
jal kbdinit ; init keyboard
jal ser0init ; init serial line 0
jal ser1init ; init serial line 1
jal dskinitctl ; init disk (controller)
jal dskinitser ; init disk (serial line)
add $4,$0,CIO_CTL ; set console
jal setcio
 
; call main
jal main ; enter command loop
 
; main should never return
248,9 → 248,61
 
;***************************************************************
 
.data
.align 4
 
cioctl:
.byte 0
 
.code
.align 4
 
; void setcon(Byte ctl)
setcio:
stb $4,$0,cioctl
j $31
 
; int cinchk(void)
cichk:
ldbu $8,$0,cioctl
and $8,$8,0x01
bne $8,$0,cichk1
j kbdinchk
cichk1:
j ser0inchk
 
; char cin(void)
ci:
ldbu $8,$0,cioctl
and $8,$8,0x01
bne $8,$0,ci1
j kbdin
ci1:
j ser0in
 
; int coutchk(void)
cochk:
ldbu $8,$0,cioctl
and $8,$8,0x02
bne $8,$0,cochk1
j dspoutchk
cochk1:
j ser0outchk
 
; void cout(char c)
co:
ldbu $8,$0,cioctl
and $8,$8,0x02
bne $8,$0,co1
j dspout
co1:
j ser0out
 
;***************************************************************
 
.code
.align 4
 
; int dskcap(int dskno)
dcap:
bne $4,$0,dcapser

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.