OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /funbase_ip_library
    from Rev 100 to Rev 101
    Reverse comparison

Rev 100 → Rev 101

/trunk/TUT/ip.hwp.accelerator/sig_gen/1.0/sig_gen.1.0.xml
1,5 → 1,5
<?xml version="1.0" encoding="UTF-8"?>
<!--Created by Kactus 2 document generator 13:36:38 02.12.2011-->
<!--Created by Kactus 2 document generator 13:17:38 05.12.2011-->
<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
<spirit:vendor>TUT</spirit:vendor>
<spirit:library>ip.hwp.accelerator</spirit:library>
248,10 → 248,17
<spirit:name>src/sig_gen.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
<spirit:logicalName spirit:default="false">work</spirit:logicalName>
<spirit:buildCommand>
<spirit:replaceDefaultFlags>false</spirit:replaceDefaultFlags>
</spirit:buildCommand>
</spirit:file>
<spirit:defaultFileBuilder>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:command>vcom</spirit:command>
<spirit:flags>-quiet -check_synthesis</spirit:flags>
<spirit:replaceDefaultFlags>false</spirit:replaceDefaultFlags>
</spirit:defaultFileBuilder>
</spirit:fileSet>
</spirit:fileSets>
<spirit:description>Generates a constant value to the output bus and an enable signal that can be toggled.</spirit:description>
/trunk/TUT/ip.hwp.accelerator/sig_gen/1.0/src/sig_gen.vhd
1,4 → 1,21
-------------------------------------------------------------------------------
-- Title : Signal generator
-- Project : Funbase
-------------------------------------------------------------------------------
-- File : sig_gen.vhd
-- Author : Juha Arvio
-- Company : TUT
-- Last update: 2011-12-05
-- Version : 0.1
-- Platform :
-------------------------------------------------------------------------------
-- Description: Generates a constant value to the output bus and an enable
-- signal that can be toggled.
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-- 20.10.2011 0.1 arvio Created
-------------------------------------------------------------------------------
-- Funbase IP library Copyright (C) 2011 TUT Department of Computer Systems
--
-- This source file may be used and distributed without
22,23 → 39,6
-- Public License along with this source; if not, download it
-- from http://www.opencores.org/lgpl.shtml
-------------------------------------------------------------------------------
-- Title : Signal generator
-- Project : Funbase
-------------------------------------------------------------------------------
-- File : sig_gen.vhd
-- Author : Juha Arvio
-- Company : TUT
-- Last update: 2011-11-30
-- Version : 0.1
-- Platform :
-------------------------------------------------------------------------------
-- Description: Generates a constant value to the output bus and an enable
-- signal that can be toggled.
-------------------------------------------------------------------------------
-- Revisions :
-- Date Version Author Description
-- 20.10.2011 0.1 arvio Created
-------------------------------------------------------------------------------
 
library ieee;
use ieee.std_logic_1164.all;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.