URL
https://opencores.org/ocsvn/lxp32/lxp32/trunk
Subversion Repositories lxp32
Compare Revisions
- This comparison shows the changes necessary to convert path
/lxp32/trunk/doc/src
- from Rev 9 to Rev 12
- ↔ Reverse comparison
Rev 9 → Rev 12
/trm/frontmatter.tex
15,7 → 15,7
\Large a lightweight open source 32-bit CPU core\par |
\LARGE \textbf{Technical Reference Manual}\par |
\vspace{1.2\onelineskip} |
\large Version 1.2\par |
\large Version 1.3\par |
\vspace*{4\onelineskip} |
\end{center} |
\vspace*{\fill} |
34,7 → 34,7
|
\vspace*{\fill} |
|
Copyright \textcopyright{} 2016--2019 by Alex I. Kuznetsov. |
Copyright \textcopyright{} 2016--2022 by Alex I. Kuznetsov. |
|
The entire \lxp{} IP core package, including the synthesizable RTL description, verification environment, documentation and software tools, is distributed under the terms of the MIT license reproduced below: |
|
/trm/lxp32-trm.tex
231,7 → 231,7
|
\subsection{Control register} |
|
\lxp{} supports 8 interrupts with hardwired priority levels (interrupts with lower vector numbers have higher priority). Interrupts vectors (pointers to interrupt handlers) are stored in the \code{iv0}--\code{iv7} registers. Interrupt handling is controlled by the \code{cr} register (Table \ref{tab:cr}). |
\lxp{} supports 8 interrupts with hardwired priority levels (interrupts with lower vector numbers have higher priority). Interrupt vectors (pointers to interrupt handlers) are stored in the \code{iv0}--\code{iv7} registers. Interrupt handling is controlled by the \code{cr} register (Table \ref{tab:cr}). |
|
\begin{table}[htbp] |
\caption{Control register} |
241,20 → 241,20
Bit & Description \\ |
\midrule |
0 & Enable interrupt 0 \\ |
1 & Enable interrupt 1 \\ |
& \ldots \\ |
7 & Enable interrupt 7 \\ |
8 & Temporarily block interrupt 0 \\ |
9 & Temporarily block interrupt 1 \\ |
8 & Interrupt 0 wake-up flag \\ |
& \ldots \\ |
15 & Temporarily block interrupt 7 \\ |
15 & Interrupt 7 wake-up flag \\ |
31--16 & \emph{Reserved} \\ |
\bottomrule |
\end{tabularx} |
\end{table} |
|
Disabled interrupts are ignored altogether: if the CPU receives an interrupt request signal while the corresponding interrupt is disabled, the interrupt handler will not be called even if the interrupt is enabled later. Conversely, temporarily blocked interrupts are still registered, but their handlers are not called until they are unblocked. |
Disabled interrupts are ignored altogether: if the CPU receives an interrupt request signal while the corresponding interrupt is disabled, the interrupt will not be processed even if it is enabled later. |
|
Wake-up flag marks the interrupt as a \emph{wake-up interrupt} (see below). |
|
Like other registers, \code{cr} is zero-initialized during the CPU reset, meaning that no interrupts are initially enabled. |
|
\subsection{Invoking interrupt handlers} |
263,6 → 263,12
|
An interrupt handler returns using the \code{\instr{jmp} irp} instruction which also has an \instr{iret} alias. Until the interrupt handler returns, the CPU will defer further interrupt processing (although incoming interrupt requests will still be registered). This also means that the \code{irp} register value will not be unexpectedly overwritten. When executing the \code{\instr{jmp} irp} instruction, the CPU will recognize the \code{IRF} flag and resume interrupt processing as usual. It is also possible to perform a conditional return from the interrupt handler, similarly to the technique described in Section \ref{sec:callingprocedures} for conditional procedure returns. |
|
\subsection{Wake-up interrupts} |
|
When a wake-up interrupt is received, the interrupt handler is not called, but the CPU still resumes execution if halted by the \instr{hlt} instruction. The effect is similar to invoking an interrupt with an empty handler (containing only \instr{iret}), but without the overhead of interrupt processing. Wake-up interrupts do not affect the CPU when it is not halted. |
|
Unlike normal interrupts, wake-up interrupts are processed even when the CPU executes an interrupt handler for another interrupt. |
|
\subsection{Non-returnable interrupts} |
|
If an interrupt vector has the least significant bit (\code{IRF}) set, the CPU will resume interrupt processing immediately. One should not try to invoke \instr{iret} from such a handler since the \code{irp} register could have been overwritten by another interrupt. This technique can be useful when the CPU's only task is to process external events: |
494,6 → 500,7
\end{figure} |
|
\section{Interrupts} |
\label{sec:interrupts} |
|
\lxp{} registers an interrupt condition when the corresponding request signal goes from \code{0} to \code{1}. Transitions from \code{1} to \code{0} are ignored. All interrupt request signals must be synchronous with the system clock (\signal{clk\_i}); if coming from an asynchronous source, they must be synchronized using a sequence of at least two flip-flops clocked by \signal{clk\_i}. These flip-flops are not included in the \lxp{} core in order not to increase interrupt processing delay for interrupt sources that are inherently synchronous. Failure to properly synchronize interrupt request signals will cause timing violations that will manifest itself as intermittent, hard to debug faults. |
|
1105,7 → 1112,7
\subsection{\instr{hlt} -- Halt} |
\label{subsec:instr:hlt} |
|
Wait for an interrupt. |
Halt the CPU until an enabled interrupt is received. |
|
\subsubsection{Syntax} |
|
1828,6 → 1835,10
|
\chapter{List of changes} |
|
\section*{Version 1.3 (2022-08-28)} |
|
This release removes support for temporarily blocked interrupts (interrupts can still be disabled) and introduces wake-up interrupts. |
|
\section*{Version 1.2 (2021-10-21)} |
|
This release introduces a few non-breaking changes to the software and testbench. The CPU RTL description hasn't been changed from the previous release. |