URL
https://opencores.org/ocsvn/mips789/mips789/trunk
Subversion Repositories mips789
Compare Revisions
- This comparison shows the changes necessary to convert path
/mips789/tags/arelease/verilog/altera_ram
- from Rev 36 to Rev 51
- ↔ Reverse comparison
Rev 36 → Rev 51
/transcript
0,0 → 1,10
# Reading C:/Modeltech_5.8e/tcl/vsim/pref.tcl |
# // ModelSim SE 5.8e Aug 28 2004 |
# // |
# // Copyright Model Technology, a Mentor Graphics Corporation company, 2004 |
# // All Rights Reserved. |
# // UNPUBLISHED, LICENSED SOFTWARE. |
# // CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE |
# // PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS. |
# // |
# OpenFile "G:/core/verilog/altera_ram/ram2048x8_2.v" |
/ram2048x8_0.v
0,0 → 1,240
// megafunction wizard: %RAM: 2-PORT% |
// GENERATION: STANDARD |
// VERSION: WM1.0 |
// MODULE: altsyncram |
|
// ============================================================ |
// File Name: ram2048x8_0.v |
// Megafunction Name(s): |
// altsyncram |
// ============================================================ |
// ************************************************************ |
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! |
// |
// 4.2 Build 157 12/07/2004 SJ Full Version |
// ************************************************************ |
|
|
//Copyright (C) 1991-2004 Altera Corporation |
//Any megafunction design, and related netlist (encrypted or decrypted), |
//support information, device programming or simulation file, and any other |
//associated documentation or information provided by Altera or a partner |
//under Altera's Megafunction Partnership Program may be used only |
//to program PLD devices (but not masked PLD devices) from Altera. Any |
//other use of such megafunction design, netlist, support information, |
//device programming or simulation file, or any other related documentation |
//or information is prohibited for any other purpose, including, but not |
//limited to modification, reverse engineering, de-compiling, or use with |
//any other silicon devices, unless such use is explicitly licensed under |
//a separate agreement with Altera or a megafunction partner. Title to the |
//intellectual property, including patents, copyrights, trademarks, trade |
//secrets, or maskworks, embodied in any such megafunction design, netlist, |
//support information, device programming or simulation file, or any other |
//related documentation or information provided by Altera or a megafunction |
//partner, remains with Altera, the megafunction partner, or their respective |
//licensors. No other licenses, including any licenses needed under any third |
//party's intellectual property, are provided herein. |
|
|
// synopsys translate_off |
`timescale 1 ps / 1 ps |
// synopsys translate_on |
module ram2048x8_0 ( |
data_a, |
wren_a, |
address_a, |
data_b, |
address_b, |
wren_b, |
clock, |
q_a, |
q_b); |
|
input [7:0] data_a; |
input wren_a; |
input [10:0] address_a; |
input [7:0] data_b; |
input [10:0] address_b; |
input wren_b; |
input clock; |
output [7:0] q_a; |
output [7:0] q_b; |
|
wire [7:0] sub_wire0; |
wire [7:0] sub_wire1; |
wire [7:0] q_a = sub_wire0[7:0]; |
wire [7:0] q_b = sub_wire1[7:0]; |
|
altsyncram altsyncram_component ( |
.wren_a (wren_a), |
.clock0 (clock), |
.wren_b (wren_b), |
.address_a (address_a), |
.address_b (address_b), |
.data_a (data_a), |
.data_b (data_b), |
.q_a (sub_wire0), |
.q_b (sub_wire1) |
// synopsys translate_off |
, |
.aclr0 (), |
.aclr1 (), |
.addressstall_a (), |
.addressstall_b (), |
.byteena_a (), |
.byteena_b (), |
.clock1 (), |
.clocken0 (), |
.clocken1 (), |
.rden_b () |
// synopsys translate_on |
); |
defparam |
altsyncram_component.intended_device_family = "Cyclone", |
altsyncram_component.operation_mode = "BIDIR_DUAL_PORT", |
altsyncram_component.width_a = 8, |
altsyncram_component.widthad_a = 11, |
altsyncram_component.numwords_a = 2048, |
altsyncram_component.width_b = 8, |
altsyncram_component.widthad_b = 11, |
altsyncram_component.numwords_b = 2048, |
altsyncram_component.lpm_type = "altsyncram", |
altsyncram_component.width_byteena_a = 1, |
altsyncram_component.width_byteena_b = 1, |
altsyncram_component.outdata_reg_a = "UNREGISTERED", |
altsyncram_component.outdata_aclr_a = "NONE", |
altsyncram_component.outdata_reg_b = "UNREGISTERED", |
altsyncram_component.indata_aclr_a = "NONE", |
altsyncram_component.wrcontrol_aclr_a = "NONE", |
altsyncram_component.address_aclr_a = "NONE", |
altsyncram_component.indata_reg_b = "CLOCK0", |
altsyncram_component.address_reg_b = "CLOCK0", |
altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0", |
altsyncram_component.indata_aclr_b = "NONE", |
altsyncram_component.wrcontrol_aclr_b = "NONE", |
altsyncram_component.address_aclr_b = "NONE", |
altsyncram_component.outdata_aclr_b = "NONE", |
altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE", |
altsyncram_component.init_file = "qu2_ram0.mif"; |
|
|
endmodule |
|
// ============================================================ |
// CNX file retrieval info |
// ============================================================ |
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" |
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3" |
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" |
// Retrieval info: PRIVATE: VarWidth NUMERIC "0" |
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8" |
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "16384" |
// Retrieval info: PRIVATE: Clock NUMERIC "0" |
// Retrieval info: PRIVATE: rden NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" |
// Retrieval info: PRIVATE: Clock_A NUMERIC "0" |
// Retrieval info: PRIVATE: Clock_B NUMERIC "0" |
// Retrieval info: PRIVATE: REGdata NUMERIC "1" |
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1" |
// Retrieval info: PRIVATE: REGwren NUMERIC "1" |
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: REGrren NUMERIC "0" |
// Retrieval info: PRIVATE: REGq NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLRdata NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRq NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: enable NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" |
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" |
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0" |
// Retrieval info: PRIVATE: MIFfilename STRING "qu2_ram0.mif" |
// Retrieval info: PRIVATE: UseLCs NUMERIC "0" |
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" |
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" |
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" |
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" |
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE" |
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT" |
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2048" |
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "2048" |
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1" |
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: INDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: INDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE" |
// Retrieval info: CONSTANT: INIT_FILE STRING "qu2_ram0.mif" |
// Retrieval info: USED_PORT: data_a 0 0 8 0 INPUT NODEFVAL data_a[7..0] |
// Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT VCC wren_a |
// Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL q_a[7..0] |
// Retrieval info: USED_PORT: q_b 0 0 8 0 OUTPUT NODEFVAL q_b[7..0] |
// Retrieval info: USED_PORT: address_a 0 0 11 0 INPUT NODEFVAL address_a[10..0] |
// Retrieval info: USED_PORT: data_b 0 0 8 0 INPUT NODEFVAL data_b[7..0] |
// Retrieval info: USED_PORT: address_b 0 0 11 0 INPUT NODEFVAL address_b[10..0] |
// Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT VCC wren_b |
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock |
// Retrieval info: CONNECT: @data_a 0 0 8 0 data_a 0 0 8 0 |
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0 |
// Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0 |
// Retrieval info: CONNECT: q_b 0 0 8 0 @q_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_a 0 0 11 0 address_a 0 0 11 0 |
// Retrieval info: CONNECT: @data_b 0 0 8 0 data_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_b 0 0 11 0 address_b 0 0 11 0 |
// Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0 |
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 |
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0.inc FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0.cmp FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0.bsf FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0_inst.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0_bb.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0_waveforms.html FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_0_wave*.jpg FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0.inc FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0.cmp FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0.bsf FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0_inst.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0_bb.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0_waveforms.html TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_0_wave*.jpg FALSE |
/ram2048x8_1.v
0,0 → 1,240
// megafunction wizard: %RAM: 2-PORT% |
// GENERATION: STANDARD |
// VERSION: WM1.0 |
// MODULE: altsyncram |
|
// ============================================================ |
// File Name: ram2048x8_1.v |
// Megafunction Name(s): |
// altsyncram |
// ============================================================ |
// ************************************************************ |
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! |
// |
// 4.2 Build 157 12/07/2004 SJ Full Version |
// ************************************************************ |
|
|
//Copyright (C) 1991-2004 Altera Corporation |
//Any megafunction design, and related netlist (encrypted or decrypted), |
//support information, device programming or simulation file, and any other |
//associated documentation or information provided by Altera or a partner |
//under Altera's Megafunction Partnership Program may be used only |
//to program PLD devices (but not masked PLD devices) from Altera. Any |
//other use of such megafunction design, netlist, support information, |
//device programming or simulation file, or any other related documentation |
//or information is prohibited for any other purpose, including, but not |
//limited to modification, reverse engineering, de-compiling, or use with |
//any other silicon devices, unless such use is explicitly licensed under |
//a separate agreement with Altera or a megafunction partner. Title to the |
//intellectual property, including patents, copyrights, trademarks, trade |
//secrets, or maskworks, embodied in any such megafunction design, netlist, |
//support information, device programming or simulation file, or any other |
//related documentation or information provided by Altera or a megafunction |
//partner, remains with Altera, the megafunction partner, or their respective |
//licensors. No other licenses, including any licenses needed under any third |
//party's intellectual property, are provided herein. |
|
|
// synopsys translate_off |
`timescale 1 ps / 1 ps |
// synopsys translate_on |
module ram2048x8_1 ( |
data_a, |
wren_a, |
address_a, |
data_b, |
address_b, |
wren_b, |
clock, |
q_a, |
q_b); |
|
input [7:0] data_a; |
input wren_a; |
input [10:0] address_a; |
input [7:0] data_b; |
input [10:0] address_b; |
input wren_b; |
input clock; |
output [7:0] q_a; |
output [7:0] q_b; |
|
wire [7:0] sub_wire0; |
wire [7:0] sub_wire1; |
wire [7:0] q_a = sub_wire0[7:0]; |
wire [7:0] q_b = sub_wire1[7:0]; |
|
altsyncram altsyncram_component ( |
.wren_a (wren_a), |
.clock0 (clock), |
.wren_b (wren_b), |
.address_a (address_a), |
.address_b (address_b), |
.data_a (data_a), |
.data_b (data_b), |
.q_a (sub_wire0), |
.q_b (sub_wire1) |
// synopsys translate_off |
, |
.aclr0 (), |
.aclr1 (), |
.addressstall_a (), |
.addressstall_b (), |
.byteena_a (), |
.byteena_b (), |
.clock1 (), |
.clocken0 (), |
.clocken1 (), |
.rden_b () |
// synopsys translate_on |
); |
defparam |
altsyncram_component.intended_device_family = "Cyclone", |
altsyncram_component.operation_mode = "BIDIR_DUAL_PORT", |
altsyncram_component.width_a = 8, |
altsyncram_component.widthad_a = 11, |
altsyncram_component.numwords_a = 2048, |
altsyncram_component.width_b = 8, |
altsyncram_component.widthad_b = 11, |
altsyncram_component.numwords_b = 2048, |
altsyncram_component.lpm_type = "altsyncram", |
altsyncram_component.width_byteena_a = 1, |
altsyncram_component.width_byteena_b = 1, |
altsyncram_component.outdata_reg_a = "UNREGISTERED", |
altsyncram_component.outdata_aclr_a = "NONE", |
altsyncram_component.outdata_reg_b = "UNREGISTERED", |
altsyncram_component.indata_aclr_a = "NONE", |
altsyncram_component.wrcontrol_aclr_a = "NONE", |
altsyncram_component.address_aclr_a = "NONE", |
altsyncram_component.indata_reg_b = "CLOCK0", |
altsyncram_component.address_reg_b = "CLOCK0", |
altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0", |
altsyncram_component.indata_aclr_b = "NONE", |
altsyncram_component.wrcontrol_aclr_b = "NONE", |
altsyncram_component.address_aclr_b = "NONE", |
altsyncram_component.outdata_aclr_b = "NONE", |
altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE", |
altsyncram_component.init_file = "qu2_ram1.mif"; |
|
|
endmodule |
|
// ============================================================ |
// CNX file retrieval info |
// ============================================================ |
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" |
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3" |
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" |
// Retrieval info: PRIVATE: VarWidth NUMERIC "0" |
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8" |
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "16384" |
// Retrieval info: PRIVATE: Clock NUMERIC "0" |
// Retrieval info: PRIVATE: rden NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" |
// Retrieval info: PRIVATE: Clock_A NUMERIC "0" |
// Retrieval info: PRIVATE: Clock_B NUMERIC "0" |
// Retrieval info: PRIVATE: REGdata NUMERIC "1" |
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1" |
// Retrieval info: PRIVATE: REGwren NUMERIC "1" |
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: REGrren NUMERIC "0" |
// Retrieval info: PRIVATE: REGq NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLRdata NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRq NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: enable NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" |
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" |
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0" |
// Retrieval info: PRIVATE: MIFfilename STRING "qu2_ram1.mif" |
// Retrieval info: PRIVATE: UseLCs NUMERIC "0" |
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" |
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" |
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" |
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" |
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE" |
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT" |
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2048" |
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "2048" |
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1" |
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: INDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: INDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE" |
// Retrieval info: CONSTANT: INIT_FILE STRING "qu2_ram1.mif" |
// Retrieval info: USED_PORT: data_a 0 0 8 0 INPUT NODEFVAL data_a[7..0] |
// Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT VCC wren_a |
// Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL q_a[7..0] |
// Retrieval info: USED_PORT: q_b 0 0 8 0 OUTPUT NODEFVAL q_b[7..0] |
// Retrieval info: USED_PORT: address_a 0 0 11 0 INPUT NODEFVAL address_a[10..0] |
// Retrieval info: USED_PORT: data_b 0 0 8 0 INPUT NODEFVAL data_b[7..0] |
// Retrieval info: USED_PORT: address_b 0 0 11 0 INPUT NODEFVAL address_b[10..0] |
// Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT VCC wren_b |
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock |
// Retrieval info: CONNECT: @data_a 0 0 8 0 data_a 0 0 8 0 |
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0 |
// Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0 |
// Retrieval info: CONNECT: q_b 0 0 8 0 @q_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_a 0 0 11 0 address_a 0 0 11 0 |
// Retrieval info: CONNECT: @data_b 0 0 8 0 data_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_b 0 0 11 0 address_b 0 0 11 0 |
// Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0 |
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 |
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1.inc FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1.cmp FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1.bsf FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1_inst.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1_bb.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1_waveforms.html FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4092x8_1_wave*.jpg FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1.inc FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1.cmp FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1.bsf FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1_inst.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1_bb.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1_waveforms.html TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_1_wave*.jpg FALSE |
/ram2048x8_2.v
0,0 → 1,232
// megafunction wizard: %RAM: 2-PORT% |
// GENERATION: STANDARD |
// VERSION: WM1.0 |
// MODULE: altsyncram |
|
// ============================================================ |
// File Name: ram2048x8_2.v |
// Megafunction Name(s): |
// altsyncram |
// ============================================================ |
// ************************************************************ |
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! |
// |
// 4.2 Build 157 12/07/2004 SJ Full Version |
// ************************************************************ |
|
|
//Copyright (C) 1991-2004 Altera Corporation |
//Any megafunction design, and related netlist (encrypted or decrypted), |
//support information, device programming or simulation file, and any other |
//associated documentation or information provided by Altera or a partner |
//under Altera's Megafunction Partnership Program may be used only |
//to program PLD devices (but not masked PLD devices) from Altera. Any |
//other use of such megafunction design, netlist, support information, |
//device programming or simulation file, or any other related documentation |
//or information is prohibited for any other purpose, including, but not |
//limited to modification, reverse engineering, de-compiling, or use with |
//any other silicon devices, unless such use is explicitly licensed under |
//a separate agreement with Altera or a megafunction partner. Title to the |
//intellectual property, including patents, copyrights, trademarks, trade |
//secrets, or maskworks, embodied in any such megafunction design, netlist, |
//support information, device programming or simulation file, or any other |
//related documentation or information provided by Altera or a megafunction |
//partner, remains with Altera, the megafunction partner, or their respective |
//licensors. No other licenses, including any licenses needed under any third |
//party's intellectual property, are provided herein. |
|
|
// synopsys translate_off |
`timescale 1 ps / 1 ps |
// synopsys translate_on |
module ram2048x8_2 ( |
data_a, |
wren_a, |
address_a, |
data_b, |
address_b, |
wren_b, |
clock, |
q_a, |
q_b); |
|
input [7:0] data_a; |
input wren_a; |
input [10:0] address_a; |
input [7:0] data_b; |
input [10:0] address_b; |
input wren_b; |
input clock; |
output [7:0] q_a; |
output [7:0] q_b; |
|
wire [7:0] sub_wire0; |
wire [7:0] sub_wire1; |
wire [7:0] q_a = sub_wire0[7:0]; |
wire [7:0] q_b = sub_wire1[7:0]; |
|
altsyncram altsyncram_component ( |
.wren_a (wren_a), |
.clock0 (clock), |
.wren_b (wren_b), |
.address_a (address_a), |
.address_b (address_b), |
.data_a (data_a), |
.data_b (data_b), |
.q_a (sub_wire0), |
.q_b (sub_wire1) |
// synopsys translate_off |
, |
.aclr0 (), |
.aclr1 (), |
.addressstall_a (), |
.addressstall_b (), |
.byteena_a (), |
.byteena_b (), |
.clock1 (), |
.clocken0 (), |
.clocken1 (), |
.rden_b () |
// synopsys translate_on |
); |
defparam |
altsyncram_component.intended_device_family = "Cyclone", |
altsyncram_component.operation_mode = "BIDIR_DUAL_PORT", |
altsyncram_component.width_a = 8, |
altsyncram_component.widthad_a = 11, |
altsyncram_component.numwords_a = 2048, |
altsyncram_component.width_b = 8, |
altsyncram_component.widthad_b = 11, |
altsyncram_component.numwords_b = 2048, |
altsyncram_component.lpm_type = "altsyncram", |
altsyncram_component.width_byteena_a = 1, |
altsyncram_component.width_byteena_b = 1, |
altsyncram_component.outdata_reg_a = "UNREGISTERED", |
altsyncram_component.outdata_aclr_a = "NONE", |
altsyncram_component.outdata_reg_b = "UNREGISTERED", |
altsyncram_component.indata_aclr_a = "NONE", |
altsyncram_component.wrcontrol_aclr_a = "NONE", |
altsyncram_component.address_aclr_a = "NONE", |
altsyncram_component.indata_reg_b = "CLOCK0", |
altsyncram_component.address_reg_b = "CLOCK0", |
altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0", |
altsyncram_component.indata_aclr_b = "NONE", |
altsyncram_component.wrcontrol_aclr_b = "NONE", |
altsyncram_component.address_aclr_b = "NONE", |
altsyncram_component.outdata_aclr_b = "NONE", |
altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE", |
altsyncram_component.init_file = "qu2_ram2.mif"; |
|
|
endmodule |
|
// ============================================================ |
// CNX file retrieval info |
// ============================================================ |
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" |
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3" |
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" |
// Retrieval info: PRIVATE: VarWidth NUMERIC "0" |
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8" |
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "16384" |
// Retrieval info: PRIVATE: Clock NUMERIC "0" |
// Retrieval info: PRIVATE: rden NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" |
// Retrieval info: PRIVATE: Clock_A NUMERIC "0" |
// Retrieval info: PRIVATE: Clock_B NUMERIC "0" |
// Retrieval info: PRIVATE: REGdata NUMERIC "1" |
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1" |
// Retrieval info: PRIVATE: REGwren NUMERIC "1" |
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: REGrren NUMERIC "0" |
// Retrieval info: PRIVATE: REGq NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLRdata NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRq NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: enable NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" |
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" |
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0" |
// Retrieval info: PRIVATE: MIFfilename STRING "qu2_ram2.mif" |
// Retrieval info: PRIVATE: UseLCs NUMERIC "0" |
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" |
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" |
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" |
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" |
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE" |
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT" |
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2048" |
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "2048" |
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1" |
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: INDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: INDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE" |
// Retrieval info: CONSTANT: INIT_FILE STRING "qu2_ram2.mif" |
// Retrieval info: USED_PORT: data_a 0 0 8 0 INPUT NODEFVAL data_a[7..0] |
// Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT VCC wren_a |
// Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL q_a[7..0] |
// Retrieval info: USED_PORT: q_b 0 0 8 0 OUTPUT NODEFVAL q_b[7..0] |
// Retrieval info: USED_PORT: address_a 0 0 11 0 INPUT NODEFVAL address_a[10..0] |
// Retrieval info: USED_PORT: data_b 0 0 8 0 INPUT NODEFVAL data_b[7..0] |
// Retrieval info: USED_PORT: address_b 0 0 11 0 INPUT NODEFVAL address_b[10..0] |
// Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT VCC wren_b |
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock |
// Retrieval info: CONNECT: @data_a 0 0 8 0 data_a 0 0 8 0 |
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0 |
// Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0 |
// Retrieval info: CONNECT: q_b 0 0 8 0 @q_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_a 0 0 11 0 address_a 0 0 11 0 |
// Retrieval info: CONNECT: @data_b 0 0 8 0 data_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_b 0 0 11 0 address_b 0 0 11 0 |
// Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0 |
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 |
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2.inc FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2.cmp FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2.bsf FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2_inst.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2_bb.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2_waveforms.html TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_2_wave*.jpg FALSE |
/ram2048x8_3.v
0,0 → 1,232
// megafunction wizard: %RAM: 2-PORT% |
// GENERATION: STANDARD |
// VERSION: WM1.0 |
// MODULE: altsyncram |
|
// ============================================================ |
// File Name: ram2048x8_3.v |
// Megafunction Name(s): |
// altsyncram |
// ============================================================ |
// ************************************************************ |
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! |
// |
// 4.2 Build 157 12/07/2004 SJ Full Version |
// ************************************************************ |
|
|
//Copyright (C) 1991-2004 Altera Corporation |
//Any megafunction design, and related netlist (encrypted or decrypted), |
//support information, device programming or simulation file, and any other |
//associated documentation or information provided by Altera or a partner |
//under Altera's Megafunction Partnership Program may be used only |
//to program PLD devices (but not masked PLD devices) from Altera. Any |
//other use of such megafunction design, netlist, support information, |
//device programming or simulation file, or any other related documentation |
//or information is prohibited for any other purpose, including, but not |
//limited to modification, reverse engineering, de-compiling, or use with |
//any other silicon devices, unless such use is explicitly licensed under |
//a separate agreement with Altera or a megafunction partner. Title to the |
//intellectual property, including patents, copyrights, trademarks, trade |
//secrets, or maskworks, embodied in any such megafunction design, netlist, |
//support information, device programming or simulation file, or any other |
//related documentation or information provided by Altera or a megafunction |
//partner, remains with Altera, the megafunction partner, or their respective |
//licensors. No other licenses, including any licenses needed under any third |
//party's intellectual property, are provided herein. |
|
|
// synopsys translate_off |
`timescale 1 ps / 1 ps |
// synopsys translate_on |
module ram2048x8_3 ( |
data_a, |
wren_a, |
address_a, |
data_b, |
address_b, |
wren_b, |
clock, |
q_a, |
q_b); |
|
input [7:0] data_a; |
input wren_a; |
input [10:0] address_a; |
input [7:0] data_b; |
input [10:0] address_b; |
input wren_b; |
input clock; |
output [7:0] q_a; |
output [7:0] q_b; |
|
wire [7:0] sub_wire0; |
wire [7:0] sub_wire1; |
wire [7:0] q_a = sub_wire0[7:0]; |
wire [7:0] q_b = sub_wire1[7:0]; |
|
altsyncram altsyncram_component ( |
.wren_a (wren_a), |
.clock0 (clock), |
.wren_b (wren_b), |
.address_a (address_a), |
.address_b (address_b), |
.data_a (data_a), |
.data_b (data_b), |
.q_a (sub_wire0), |
.q_b (sub_wire1) |
// synopsys translate_off |
, |
.aclr0 (), |
.aclr1 (), |
.addressstall_a (), |
.addressstall_b (), |
.byteena_a (), |
.byteena_b (), |
.clock1 (), |
.clocken0 (), |
.clocken1 (), |
.rden_b () |
// synopsys translate_on |
); |
defparam |
altsyncram_component.intended_device_family = "Cyclone", |
altsyncram_component.operation_mode = "BIDIR_DUAL_PORT", |
altsyncram_component.width_a = 8, |
altsyncram_component.widthad_a = 11, |
altsyncram_component.numwords_a = 2048, |
altsyncram_component.width_b = 8, |
altsyncram_component.widthad_b = 11, |
altsyncram_component.numwords_b = 2048, |
altsyncram_component.lpm_type = "altsyncram", |
altsyncram_component.width_byteena_a = 1, |
altsyncram_component.width_byteena_b = 1, |
altsyncram_component.outdata_reg_a = "UNREGISTERED", |
altsyncram_component.outdata_aclr_a = "NONE", |
altsyncram_component.outdata_reg_b = "UNREGISTERED", |
altsyncram_component.indata_aclr_a = "NONE", |
altsyncram_component.wrcontrol_aclr_a = "NONE", |
altsyncram_component.address_aclr_a = "NONE", |
altsyncram_component.indata_reg_b = "CLOCK0", |
altsyncram_component.address_reg_b = "CLOCK0", |
altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0", |
altsyncram_component.indata_aclr_b = "NONE", |
altsyncram_component.wrcontrol_aclr_b = "NONE", |
altsyncram_component.address_aclr_b = "NONE", |
altsyncram_component.outdata_aclr_b = "NONE", |
altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE", |
altsyncram_component.init_file = "qu2_ram3.mif"; |
|
|
endmodule |
|
// ============================================================ |
// CNX file retrieval info |
// ============================================================ |
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" |
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3" |
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" |
// Retrieval info: PRIVATE: VarWidth NUMERIC "0" |
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8" |
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8" |
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "16384" |
// Retrieval info: PRIVATE: Clock NUMERIC "0" |
// Retrieval info: PRIVATE: rden NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" |
// Retrieval info: PRIVATE: Clock_A NUMERIC "0" |
// Retrieval info: PRIVATE: Clock_B NUMERIC "0" |
// Retrieval info: PRIVATE: REGdata NUMERIC "1" |
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1" |
// Retrieval info: PRIVATE: REGwren NUMERIC "1" |
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: REGrren NUMERIC "0" |
// Retrieval info: PRIVATE: REGq NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1" |
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLRdata NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" |
// Retrieval info: PRIVATE: CLRrren NUMERIC "0" |
// Retrieval info: PRIVATE: CLRq NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" |
// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" |
// Retrieval info: PRIVATE: enable NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" |
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" |
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" |
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0" |
// Retrieval info: PRIVATE: MIFfilename STRING "qu2_ram3.mif" |
// Retrieval info: PRIVATE: UseLCs NUMERIC "0" |
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" |
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" |
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" |
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" |
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE" |
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone" |
// Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT" |
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2048" |
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "8" |
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "11" |
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "2048" |
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" |
// Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1" |
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED" |
// Retrieval info: CONSTANT: INDATA_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE" |
// Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK0" |
// Retrieval info: CONSTANT: INDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: WRCONTROL_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" |
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE" |
// Retrieval info: CONSTANT: INIT_FILE STRING "qu2_ram3.mif" |
// Retrieval info: USED_PORT: data_a 0 0 8 0 INPUT NODEFVAL data_a[7..0] |
// Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT VCC wren_a |
// Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL q_a[7..0] |
// Retrieval info: USED_PORT: q_b 0 0 8 0 OUTPUT NODEFVAL q_b[7..0] |
// Retrieval info: USED_PORT: address_a 0 0 11 0 INPUT NODEFVAL address_a[10..0] |
// Retrieval info: USED_PORT: data_b 0 0 8 0 INPUT NODEFVAL data_b[7..0] |
// Retrieval info: USED_PORT: address_b 0 0 11 0 INPUT NODEFVAL address_b[10..0] |
// Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT VCC wren_b |
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock |
// Retrieval info: CONNECT: @data_a 0 0 8 0 data_a 0 0 8 0 |
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0 |
// Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0 |
// Retrieval info: CONNECT: q_b 0 0 8 0 @q_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_a 0 0 11 0 address_a 0 0 11 0 |
// Retrieval info: CONNECT: @data_b 0 0 8 0 data_b 0 0 8 0 |
// Retrieval info: CONNECT: @address_b 0 0 11 0 address_b 0 0 11 0 |
// Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0 |
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 |
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3.inc FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3.cmp FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3.bsf FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3_inst.v FALSE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3_bb.v TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3_waveforms.html TRUE |
// Retrieval info: GEN_FILE: TYPE_NORMAL ram4096x8_3_wave*.jpg FALSE |