OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /mod_mult_exp/trunk/sim
    from Rev 3 to Rev 5
    Reverse comparison

Rev 3 → Rev 5

/rtl_sim/bin/ModExp512bitTB_stx_beh.prj
0,0 → 1,9
vhdl isim_temp "../../../rtl/vhdl/mod_exp/blockMemory512/blockMemory.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/properties.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_mult/ModMultIter_SM.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/MontMult4inMux.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_exp/ModExpSM.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/Reg.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_exp/ModExp.vhd"
vhdl isim_temp "../../../bench/vhdl/mod_exp/ModExp512bitTB.vhd"
/rtl_sim/bin/ModExp64bitTB_stx_beh.prj
0,0 → 1,9
vhdl isim_temp "../../../rtl/vhdl/mod_exp/blockMemory64/blockMemory.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/properties_64bit.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_mult/ModMultIter_SM.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/MontMult4inMux.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_exp/ModExpSM.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/Reg.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_exp/ModExp.vhd"
vhdl isim_temp "../../../bench/vhdl/mod_exp/ModExp64bitTB.vhd"
/rtl_sim/bin/ModExp512bitTB_beh.prj
0,0 → 1,9
vhdl work "../../../rtl/vhdl/mod_exp/blockMemory512/blockMemory.vhd"
vhdl work "../../../rtl/vhdl/commons/properties.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModMultIter_SM.vhd"
vhdl work "../../../rtl/vhdl/commons/MontMult4inMux.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd"
vhdl work "../../../rtl/vhdl/commons/Reg.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExpSM.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExp.vhd"
vhdl work "../../../bench/vhdl/mod_exp/ModExp512bitTB.vhd"
/rtl_sim/bin/ModExp64bitTB_beh.prj
0,0 → 1,9
vhdl work "../../../rtl/vhdl/mod_exp/blockMemory64/blockMemory.vhd"
vhdl work "../../../rtl/vhdl/commons/properties_64bit.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModMultIter_SM.vhd"
vhdl work "../../../rtl/vhdl/commons/MontMult4inMux.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExpSM.vhd"
vhdl work "../../../rtl/vhdl/commons/Reg.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExp.vhd"
vhdl work "../../../bench/vhdl/mod_exp/ModExp64bitTB.vhd"
/rtl_sim/bin/ModExp32bitTB_stx_beh.prj
0,0 → 1,9
vhdl isim_temp "../../../rtl/vhdl/mod_exp/blockMemory32/blockMemory.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/properties_32bit.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_mult/ModMultIter_SM.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/MontMult4inMux.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_exp/ModExpSM.vhd"
vhdl isim_temp "../../../rtl/vhdl/commons/Reg.vhd"
vhdl isim_temp "../../../rtl/vhdl/mod_exp/ModExp.vhd"
vhdl isim_temp "../../../bench/vhdl/mod_exp/ModExp32bitTB.vhd"
/rtl_sim/bin/Makefile
16,6 → 16,7
$(RM) *.xmsgs
$(RM) ./fuseRelaunch.cmd
$(RM) *.exe
$(RM) *.wdb
exports:
export DISPLAY=:0
24,7 → 25,7
export PATH=${XILINX}/bin/${SYSOP}
export LD_LIBRARY_PATH=${XILINX}/lib/${SYSOP}
 
ModMult32:
ModMult32: exports
$(VHPCOMP) -work isim_temp -intstyle ise -prj ./ModularMultiplierIterative32bitTB_stx_beh.prj
$(FUSE) -intstyle ise -incremental -o ModularMultiplierIterative32bitTB_isim_beh.exe -prj ./ModularMultiplierIterative32bitTB_beh.prj work.ModularMultiplierIterative32bitTB
 
31,14 → 32,35
run_ModMult32: exports ModMult32
"./ModularMultiplierIterative32bitTB_isim_beh.exe" -intstyle ise -tclbatch isim.cmd -wdb "./ModularMultiplierIterative32bitTB_isim_beh.wdb"
ModMult64:
ModMult64: exports
$(FUSE) -intstyle ise -incremental -o ModularMultiplierIterative64bitTB_isim_beh.exe -prj ./ModularMultiplierIterative64bitTB_beh.prj work.ModularMultiplierIterative64bitTB
 
run_ModMult64: exports ModMult64
"./ModularMultiplierIterative64bitTB_isim_beh.exe" -intstyle ise -tclbatch isim.cmd -wdb "ModularMultiplierIterative64bitTB_isim_beh.wdb"
ModMult512:
ModMult512: exports
$(FUSE) -intstyle ise -incremental -o ModularMultiplierIterative512bitTB_isim_beh.exe -prj ./ModularMultiplierIterative512bitTB_beh.prj work.ModularMultiplierIterative512bitTB
 
run_ModMult512: exports ModMult512
"./ModularMultiplierIterative512bitTB_isim_beh.exe" -intstyle ise -tclbatch isim.cmd -wdb "ModularMultiplierIterative512bitTB_isim_beh.wdb"
"./ModularMultiplierIterative512bitTB_isim_beh.exe" -intstyle ise -tclbatch isim.cmd -wdb "ModularMultiplierIterative512bitTB_isim_beh.wdb"
 
ModExp32: exports
$(VHPCOMP) -work isim_temp -intstyle ise -prj ./ModExp32bitTB_stx_beh.prj
$(FUSE) -intstyle ise -incremental -o ModExp32bitTB_isim_beh.exe -prj ./ModExp32bitTB_beh.prj work.ModExp32bitTB
 
run_ModExp32: exports ModExp32
"./ModExp32bitTB_isim_beh.exe" -intstyle ise -tclbatch isim.cmd -wdb "./ModExp32bitTB_isim_beh.wdb"
 
ModExp64: exports
$(VHPCOMP) -work isim_temp -intstyle ise -prj ./ModExp64bitTB_stx_beh.prj
$(FUSE) -intstyle ise -incremental -o ModExp64bitTB_isim_beh.exe -prj ./ModExp64bitTB_beh.prj work.ModExp64bitTB
 
run_ModExp64: exports ModExp64
"./ModExp64bitTB_isim_beh.exe" -intstyle ise -tclbatch isim.cmd -wdb "./ModExp64bitTB_isim_beh.wdb"
 
ModExp512: exports
$(VHPCOMP) -work isim_temp -intstyle ise -prj ./ModExp512bitTB_stx_beh.prj
$(FUSE) -intstyle ise -incremental -o ModExp512bitTB_isim_beh.exe -prj ./ModExp512bitTB_beh.prj work.ModExp512bitTB
 
run_ModExp512: exports ModExp512
"./ModExp512bitTB_isim_beh.exe" -intstyle ise -tclbatch isim.cmd -wdb "./ModExp512bitTB_isim_beh.wdb"
/rtl_sim/bin/ModExp32bitTB_beh.prj
0,0 → 1,9
vhdl work "../../../rtl/vhdl/mod_exp/blockMemory32/blockMemory.vhd"
vhdl work "../../../rtl/vhdl/commons/properties_32bit.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModMultIter_SM.vhd"
vhdl work "../../../rtl/vhdl/commons/MontMult4inMux.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd"
vhdl work "../../../rtl/vhdl/commons/Reg.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExpSM.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExp.vhd"
vhdl work "../../../bench/vhdl/mod_exp/ModExp32bitTB.vhd"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.