OpenCores
URL https://opencores.org/ocsvn/mod_mult_exp/mod_mult_exp/trunk

Subversion Repositories mod_mult_exp

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /mod_mult_exp/trunk/syn
    from Rev 5 to Rev 6
    ↔ Reverse comparison
  •

Rev 5 → Rev 6

/XC3ES500/mod_exp/Makefile
5,7 → 5,7
 
PLATFORM=xc3s500e-fg320-5
 
XILINX_DIR="D:/Programy/Xilinx/14.2/ISE_DS/ISE/bin/nt64/"
XILINX_DIR="c:/Xilinx/14.2/ISE_DS/ISE/bin/nt64/"
XST_DIR=$(XILINX_DIR)"xst.exe"
NGDBUILD_DIR=$(XILINX_DIR)"ngdbuild.exe"
MAP=$(XILINX_DIR)"map.exe"
/XC3ES500/mod_exp_comm/Makefile
0,0 → 1,57
PROJECT=mont-mult
 
RM=/bin/rm -rf
 
PLATFORM=xc3s500e-fg320-5
UCF="../../../rtl/vhdl/communication/ModExpDataCtrlUCF.ucf"
 
XILINX_DIR="c:/Xilinx/14.2/ISE_DS/ISE/bin/nt64/"
XST_DIR=$(XILINX_DIR)"xst.exe"
NGDBUILD_DIR=$(XILINX_DIR)"ngdbuild.exe"
MAP=$(XILINX_DIR)"map.exe"
PAR=$(XILINX_DIR)"par.exe"
TRCE=$(XILINX_DIR)"trce.exe"
BITGEN=$(XILINX_DIR)"bitgen.exe"
 
clean: clean_postgen
$(RM) "./out/"*.*
$(RM) "./log/"*.*
$(RM) "./out/"
$(RM) "./log/"
 
clean_postgen:
$(RM) "./_xmsgs"
$(RM) "./_ngo"
$(RM) "./xlnx_auto_0_xdb"
$(RM) "./xst"
$(RM) *_vhdl.prj *.bgn *.bld *.csv *.drc *.lso *.map *.mrp *.ncd *.ngc *.ngd *.ngm *.ngr *.pad *.par *.pcf *.ptwx *.syr *.twr *.twx *.unroutes *.xpi *.xwbt
 
synthesize: clean
mkdir "./xst"
mkdir "./xst/projnav.tmp"
mkdir "./out/"
mkdir "./log/"
$(XST_DIR) -intstyle ise -ifn "./ModExpComm.xst" -ofn "./ModExpComm.syr"
 
translate: synthesize
$(NGDBUILD_DIR) -intstyle ise -dd _ngo -sd ../../../rtl/vhdl/mod_exp/blockMemory512 -nt timestamp -uc $(UCF) -p $(PLATFORM) "ModExpComm.ngc" ModExpComm.ngd
 
map: translate
$(MAP) -intstyle ise -p $(PLATFORM) -timing -logic_opt off -ol high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o ModExpComm_map.ncd ModExpComm.ngd ModExpComm.pcf
 
par: map
$(PAR) -w -intstyle ise -pl high -rl high -xe n -t 1 ModExpComm_map.ncd ModExpComm.ncd ModExpComm.pcf
 
trce: par
$(TRCE) -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml ModExpComm.twx ModExpComm.ncd -o ModExpComm.twr ModExpComm.pcf
 
bitgen: trce
$(BITGEN) -intstyle ise -f ModExpComm.ut ModExpComm.ncd
 
postgen:
mv *.log ./log
mv *.xrpt ./log
mv *.txt ./log
mv *.xml ./log
mv *.html ./log
mv *.bit ./out
/XC3ES500/mod_exp_comm/ModExpComm.prj
0,0 → 1,15
vhdl work "../../../rtl/vhdl/mod_exp/blockMemory512/blockMemory.vhd"
vhdl work "../../../rtl/vhdl/commons/properties.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModMultIter_SM.vhd"
vhdl work "../../../rtl/vhdl/commons/MontMult4inMux.vhd"
vhdl work "../../../rtl/vhdl/mod_mult/ModularMultiplierIterative.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExpSM.vhd"
vhdl work "../../../rtl/vhdl/commons/Reg.vhd"
vhdl work "../../../rtl/vhdl/commons/counter.vhd"
vhdl work "../../../rtl/vhdl/mod_exp/ModExp.vhd"
vhdl work "../../../rtl/vhdl/communication/ModExpDataCtrlSM.vhd"
vhdl work "../../../rtl/vhdl/commons/ShiftReg.vhd"
vhdl work "../../../rtl/vhdl/commons/RS232RefComp.vhd"
vhdl work "../../../rtl/vhdl/commons/dcms.vhd"
vhdl work "../../../rtl/vhdl/commons/AsyncMux.vhd"
vhdl work "../../../rtl/vhdl/communication/ModExpComm.vhd"
/XC3ES500/mod_exp_comm/ModExpComm.ut
0,0 → 1,22
-w
-g DebugBitstream:No
-g Binary:no
-g CRC:Enable
-g ConfigRate:1
-g ProgPin:PullUp
-g DonePin:PullUp
-g TckPin:PullUp
-g TdiPin:PullUp
-g TdoPin:PullUp
-g TmsPin:PullUp
-g UnusedPin:PullDown
-g UserID:0xFFFFFFFF
-g DCMShutdown:Disable
-g StartUpClk:CClk
-g DONE_cycle:4
-g GTS_cycle:5
-g GWE_cycle:6
-g LCK_cycle:NoWait
-g Security:None
-g DonePipe:No
-g DriveDone:No
/XC3ES500/mod_exp_comm/ModExpComm.xst
0,0 → 1,59
set -tmpdir "xst/projnav.tmp"
set -xsthdpdir "xst"
run
-ifn ModExpComm.prj
-ifmt mixed
-ofn ModExpComm
-ofmt NGC
-p xc3s500e-5-fg320
-top ModExpComm
-opt_mode Speed
-opt_level 2
-iuc NO
-keep_hierarchy Soft
-netlist_hierarchy As_Optimized
-rtlview Yes
-glob_opt AllClockNets
-read_cores YES
-sd {"../../../rtl/vhdl/mod_exp/blockMemory512" }
-write_timing_constraints NO
-cross_clock_analysis NO
-hierarchy_separator /
-bus_delimiter <>
-case Maintain
-slice_utilization_ratio 100
-bram_utilization_ratio 100
-verilog2001 YES
-fsm_extract YES -fsm_encoding Auto
-safe_implementation No
-fsm_style LUT
-ram_extract Yes
-ram_style Auto
-rom_extract Yes
-mux_style Auto
-decoder_extract YES
-priority_extract Yes
-shreg_extract YES
-shift_extract YES
-xor_collapse YES
-rom_style Auto
-auto_bram_packing NO
-mux_extract Yes
-resource_sharing YES
-async_to_sync NO
-mult_style Auto
-iobuf YES
-max_fanout 100000
-bufg 24
-register_duplication YES
-register_balancing Yes
-move_first_stage YES
-move_last_stage YES
-slice_packing YES
-optimize_primitives NO
-use_clock_enable Yes
-use_sync_set Yes
-use_sync_reset Yes
-iob True
-equivalent_register_removal YES
-slice_utilization_ratio_maxmargin 5
/XC3ES500/mod_exp_comm
XC3ES500/mod_exp_comm Property changes : Added: bugtraq:number ## -0,0 +1 ## +true \ No newline at end of property Index: XC3ES500/mod_mult/Makefile =================================================================== --- XC3ES500/mod_mult/Makefile (revision 5) +++ XC3ES500/mod_mult/Makefile (revision 6) @@ -4,7 +4,7 @@ PLATFORM=xc3s500e-fg320-5 -XILINX_DIR="D:/Programy/Xilinx/14.2/ISE_DS/ISE/bin/nt64/" +XILINX_DIR="c:/Xilinx/14.2/ISE_DS/ISE/bin/nt64/" XST_DIR=$(XILINX_DIR)"xst.exe" NGDBUILD_DIR=$(XILINX_DIR)"ngdbuild.exe" MAP=$(XILINX_DIR)"map.exe"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.