OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /oms8051mini/trunk/rtl/8051
    from Rev 2 to Rev 11
    ↔ Reverse comparison
  •

Rev 2 → Rev 11

/oc8051_top.v
14,6 → 14,9
//// Author(s): ////
//// - Simon Teran, simont@opencores.org ////
//// - Dinesh Annayya, dinesha@opencores.org ////
//////////////////////////////////////////////////////////////////////
// v0.0 - Dinesh A, 8th Dec 2016
// 1. External ROM Interface Removed
//// ////
//////////////////////////////////////////////////////////////////////
//// ////
111,13 → 114,6
`include "top_defines.v"
 
module oc8051_top (wb_rst_i, wb_clk_i,
//interface to instruction rom
wbi_adr_o,
wbi_dat_i,
wbi_stb_o,
wbi_ack_i,
wbi_cyc_o,
wbi_err_i,
 
//interface to data ram
wbd_dat_i,
191,23 → 187,17
int1_i, // interrupt 1
ea_in, // external access
wbd_ack_i, // data acknowalge
wbi_ack_i, // instruction acknowlage
wbd_err_i, // data error
wbi_err_i; // instruction error
wbd_err_i; // data error
 
input [7:0] wbd_dat_i; // ram data input
input [31:0] wbi_dat_i; // rom data input
 
output wbd_we_o, // data write enable
wbd_stb_o, // data strobe
wbd_cyc_o, // data cycle
wbi_stb_o, // instruction strobe
wbi_cyc_o; // instruction cycle
wbd_cyc_o; // data cycle
 
output [7:0] wbd_dat_o; // data output
 
output [15:0] wbd_adr_o, // data address
wbi_adr_o; // instruction address
output [15:0] wbd_adr_o; // data address
 
`ifdef OC8051_PORTS
 
699,36 → 689,14
);
 
 
 
 
 
 
 
 
 
 
`ifdef OC8051_BIST
assign scanb_soi=scanb_si;
`endif
 
`ifdef OC8051_WB
 
oc8051_wb_iinterface oc8051_wb_iinterface(
.rst (wb_rst_i ),
.clk (wb_clk_i ),
// cpu
.adr_i (iadr_o ),
.dat_o (idat_i ),
.stb_i (istb_o ),
.ack_o (iack_i ),
.cyc_i (icyc_o ),
// external rom
.dat_i (wbi_dat_i ),
.stb_o (wbi_stb_o ),
.adr_o (wbi_adr_o ),
.ack_i (wbi_ack_i ),
.cyc_o (wbi_cyc_o )
);
// EXTERNAL ROM OPTION is removed
assign idat_i = 'h0 ;
assign iack_i = 'h0 ;
 
`ifdef OC8051_SIMULATION
 
736,26 → 704,6
begin
#1
$display("\t * ");
$display("\t * External rom interface: WB interface");
$display("\t * ");
end
 
`endif
 
`else
 
assign wbi_adr_o = iadr_o ;
assign idat_i = wbi_dat_i ;
assign wbi_stb_o = 1'b1 ;
assign iack_i = wbi_ack_i ;
assign wbi_cyc_o = 1'b1 ;
 
`ifdef OC8051_SIMULATION
 
initial
begin
#1
$display("\t * ");
$display("\t * External rom interface: Pipelined interface");
$display("\t * ");
end
763,7 → 711,6
`endif
 
 
`endif
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.