OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /open8_urisc/trunk/VHDL
    from Rev 283 to Rev 284
    Reverse comparison

Rev 283 → Rev 284

/o8_7seg.vhd
21,8 → 21,9
-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
-- THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
--
-- VHDL Units : o8_register
-- Description: Provides a single addressible 8-bit output register
-- VHDL Units : o8_7seg
-- Description: Drives up to two 7-segment displays in either common cathode
-- : or common anode mode with per-display PWM brightness.
--
-- Register Map:
-- Offset Bitfield Description Read/Write

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.