OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /open8_urisc/trunk
    from Rev 325 to Rev 326
    Reverse comparison

Rev 325 → Rev 326

/VHDL/o8_scale_conv.vhd
38,33 → 38,33
--
-- Register Map:
-- Offset Bitfield Description Read/Write
-- 0x00 AAAAAAAA Operand A, Lower Byte RW
-- 0x01 AAAAAAAA Operand A, Upper Byte RW
-- 0x02 AAAAAAAA Operand B, Lower Byte RW
-- 0x03 AAAAAAAA Operand B, Upper Byte RW
-- 0x04 AAAAAAAA Operand C, Byte 0 RW
-- 0x05 AAAAAAAA Operand C, Byte 1 RW
-- 0x06 AAAAAAAA Operand C, Byte 2 RW
-- 0x07 AAAAAAAA Operand C, Byte 3 RW
-- 0x08 AAAAAAAA Operand D, Byte 0 RW
-- 0x09 AAAAAAAA Operand D, Byte 1 RW
-- 0x0A AAAAAAAA Operand D, Byte 2 RW
-- 0x0B AAAAAAAA Operand D, Byte 3 RW
 
-- 0x10 AAAAAAAA Accumulator, Byte 0 R0
-- 0x11 AAAAAAAA Accumulator, Byte 1 R0
-- 0x12 AAAAAAAA Accumulator, Byte 2 R0
-- 0x13 AAAAAAAA Accumulator, Byte 3 R0
-- 0x14 A------- Accumulator, Sign / Bit 32 R0
 
-- 0x18 AAAAAAAA BCD Data, Digits 1,0 RO
-- 0x19 AAAAAAAA BCD Data, Digits 3,2 RO
-- 0x1A AAAAAAAA BCD Data, Digits 5,4 RO
-- 0x1B AAAAAAAA BCD Data, Digits 7,6 RO
-- 0x1C AAAAAAAA BCD Data, Digits 9,8 RO
-- 0x1D A------- BCD Data, Sign [pos (0), neg (1)] R0
 
-- 0x1F C-----BA Control/Status RW
-- 0x00 AAAAAAAA Operand A, Lower Byte (RW)
-- 0x01 AAAAAAAA Operand A, Upper Byte (RW)
-- 0x02 AAAAAAAA Operand B, Lower Byte (RW)
-- 0x03 AAAAAAAA Operand B, Upper Byte (RW)
-- 0x04 AAAAAAAA Operand C, Byte 0 (RW)
-- 0x05 AAAAAAAA Operand C, Byte 1 (RW)
-- 0x06 AAAAAAAA Operand C, Byte 2 (RW)
-- 0x07 AAAAAAAA Operand C, Byte 3 (RW)
-- 0x08 AAAAAAAA Operand D, Byte 0 (RW)
-- 0x09 AAAAAAAA Operand D, Byte 1 (RW)
-- 0x0A AAAAAAAA Operand D, Byte 2 (RW)
-- 0x0B AAAAAAAA Operand D, Byte 3 (RW)
--
-- 0x10 AAAAAAAA Accumulator, Byte 0 (R0)
-- 0x11 AAAAAAAA Accumulator, Byte 1 (R0)
-- 0x12 AAAAAAAA Accumulator, Byte 2 (R0)
-- 0x13 AAAAAAAA Accumulator, Byte 3 (R0)
-- 0x14 A------- Accumulator, Sign / Bit 32 (R0)
--
-- 0x18 AAAAAAAA BCD Data, Digits 1,0 (RO)
-- 0x19 AAAAAAAA BCD Data, Digits 3,2 (RO)
-- 0x1A AAAAAAAA BCD Data, Digits 5,4 (RO)
-- 0x1B AAAAAAAA BCD Data, Digits 7,6 (RO)
-- 0x1C AAAAAAAA BCD Data, Digits 9,8 (RO)
-- 0x1D A------- BCD Data, Sign [pos (0), neg (1)] (RO)
--
-- 0x1F C-----BA Control/Status (RW)
-- A = Operation Type:
-- Unsigned (0) / Signed (1)
-- B = BCD conversion (if set) (WR)*

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.