OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openmsp430/trunk/core/sim/rtl_sim/bin
    from Rev 37 to Rev 65
    Reverse comparison

Rev 37 → Rev 65

/msp430sim
77,6 → 77,7
# Cleanup #
###############################################################################
echo "Cleanup..."
rm -rf *.vcd
rm -rf pmem.*
rm -rf stimulus.v
 
/rtlsim.sh
67,6 → 67,15
###############################################################################
# Start verilog simulation #
###############################################################################
 
rm -rf simv
iverilog -o simv -c $3
 
NODUMP=${OMSP_NODUMP-0}
if [ $NODUMP -eq 1 ]
then
iverilog -o simv -c $3 -D NODUMP
else
iverilog -o simv -c $3
fi
 
./simv

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.