URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
Compare Revisions
- This comparison shows the changes necessary to convert path
/openmsp430/trunk/doc
- from Rev 100 to Rev 74
- ↔ Reverse comparison
Rev 100 → Rev 74
/openMSP430.pdf
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
/html/overview.html
31,7 → 31,7
To keep yourself informed about project updates, you can subscribe to the following <a href="http://opencores.org/websvn,rss?repname=openmsp430&path=/openmsp430/&isdir=1">RSS</a> feed. |
<br /><br /> |
<h3>Documentation</h3> |
The online documentation is available as <a href="usercontent,doc,1299010945" title="openMSP430 PDF Doc. R1.8">pdf</a>. |
The online documentation is available as <a href="usercontent,doc,1283025143" title="openMSP430 PDF Doc. R1.7">pdf</a>. |
<h1>Features & Limitations</h1> |
<h2>Features</h2> |
<ul> |
79,7 → 79,7
<ul> |
<li><a href="http://www.icarus.com/eda/verilog/">Icarus Verilog</a> : Verilog simulator.</li> |
<li><a href="http://gtkwave.sourceforge.net/">GTKWave Analyzer</a> : Waveform viewer.</li> |
<li><a href="http://mspgcc4.sourceforge.net/">MSPGCC4</a> : GCC toolchain for the Texas Instruments MSP430 MCUs.</li> |
<li><a href="http://mspgcc.sourceforge.net/">MSPGCC</a> : GCC toolchain for the Texas Instruments MSP430 MCUs.</li> |
<li><a href="http://www.xilinx.com/ise/logic_design_prod/webpack.htm">ISE WebPACK</a> : Xilinx's FPGA synthesis tool.</li> |
</ul> |
Discussion group: |
/html/software_development_tools.html
35,7 → 35,7
<a name="2. openmsp430-loader"></a> |
<h1>2. openmsp430-loader</h1> |
This simple program allows the user to load the openMSP430 program |
memory with an executable file (ELF or Intel-HEX format) provided as argument.<br> |
memory with an executable file (ELF format) provided as argument.<br> |
It is typically used in conjunction with '<b><i>make</i></b>' in order to automatically load the program after the compile step (see '<b><i>Makefile</i></b>' from software examples provided with the project's FPGA implementation).<br> |
The program can be called with the following syntax: |
<br><br> |
48,10 → 48,10
<td width="15"><br> |
</td> |
<td> |
<code>openmsp430-loader.tcl [-device <communication device>] [-baudrate <communication speed>] <elf/ihex-file> |
<code>openmsp430-loader.tcl [-device <communication device>] [-baudrate <communication speed>] <elf-file> |
<br><br> |
Examples: openmsp430-loader.tcl -device /dev/ttyUSB0 -baudrate 9600 leds.elf<br> openmsp430-loader.tcl |
-device COM2: -baudrate 38400 ta_uart.ihex </code> |
-device COM2: -baudrate 38400 ta_uart.elf </code> |
</td> |
</tr> |
</tbody></table> |
66,19 → 66,15
<h1>3. openmsp430-minidebug</h1> |
This small program provides a minimalistic graphical interface enabling simple interaction with the openMSP430: |
<br><br> |
<img src="usercontent,img,1297506385" alt="openmsp430-minidebug" title="openmsp430-minidebug" width="75%"> |
<img src="getimg.php?1248897416" alt="openmsp430-minidebug" title="openmsp430-minidebug" width="65%"> |
<br><br> |
As you can see from the screenshot, it allows the following actions: |
<ul> |
<li><b><font color="#ff0000">(1)</font></b> Connect to the openMSP430 Serial Debug Interface</li> |
<li><b><font color="#ff0000">(2)</font></b> Load the program memory with an ELF or Intel-HEX file</li> |
<li><b><font color="#ff0000">(3)</font></b> Control the CPU: Reset, Stop, Start and Single-Step</li> |
<li><b><font color="#ff0000">(4)</font></b> Read/Write individual status bits</li> |
<li><b><font color="#ff0000">(5)</font></b> Read/Write access of the CPU registers</li> |
<li><b><font color="#ff0000">(6)</font></b> Read/Write access of the whole memory range (program, data, peripherals)</li> |
<li><b><font color="#ff0000">(7)</font></b> Source a custom external TCL script</li> |
<li><b><font color="#ff0000">(8)</font></b> Basic disassembled view of the loaded program (current PC location is highlighted in yellow)</li> |
<li><b><font color="#ff0000">(9)</font></b> Choose the disassembled view type</li> |
<li><b><font color="#ff0000">(1)</font></b> Load the program memory with an ELF file</li> |
<li><b><font color="#ff0000">(2)</font></b> Reset the CPU</li> |
<li><b><font color="#ff0000">(3)</font></b> Stop/Start the program execution</li> |
<li><b><font color="#ff0000">(4)</font></b> Read/Write access of the CPU registers</li> |
<li><b><font color="#ff0000">(5)</font></b> Read/Write access of the whole memory range (program, data, peripherals)</li> |
</ul> |
|
<a name="4. openmsp430-gdbproxy"></a> |
/html/images/spacewar.png
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
html/images/spacewar.png
Property changes :
Deleted: svn:mime-type
## -1 +0,0 ##
-application/octet-stream
\ No newline at end of property
Index: html/images/openmsp430-minidebug.png
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: html/files_directory_description.html
===================================================================
--- html/files_directory_description.html (revision 100)
+++ html/files_directory_description.html (revision 74)
@@ -1,18 +1,21 @@
-openMSP430 File & Directory description
+
+
+openMSP430 File & Directory description
+
+
+
- +
-
-
+actel Actel synthesis setup for area & speed analysis
+ altera Altera synthesis setup for area & speed analysis
+ xilinx Xilinx synthesis setup for area & speed analysis
+
+
- +
-
-
+ +
- +
-
-
- - - -
-
-
-
+ +
- +
-
-
- + +
+ - \ No newline at end of file + + \ No newline at end of file
Table of content
-
-
- 1. Introduction -
- 2. Directory structure: openMSP430 core -
- 3. Directory structure: FGPA projects +
- 1. Introduction +
- 2. Directory structure: openMSP430 core +
- 3. Directory structure: FGPA projects -
- 4. Directory structure: Software Development Tools +
- 4. Directory structure: Software Development Tools
1. Introduction
To simplify the integration of this IP, the directory structure is based on the OpenCores recommendations. -+
- +
2. Directory structure: openMSP430 core
core | openMSP430 Core top level directory | ||||
core | openMSP430 Core top level directory | ||||
abcd | bench | Top level testbench directory | |||
abcd | verilog | - | |||
abcd | tb_openMSP430.v | Testbench top level module | |||
abcd | verilog | ||||
abcd | tb_openMSP430.v | Testbench top level module | |||
ram.v | RAM verilog model | ||||
registers.v | Connections to Core internals for easy debugging | ||||
dbg_uart_tasks.v | UART tasks for the serial debug interface | ||||
doc | Diverse documentation | ||||
abcd | slau049f.pdf | MSP430x1xx Family User's Guide | |||
rtl | RTL sources | ||||
abcd | verilog | - | |||
abcd | verilog | ||||
abcd | openMSP430_defines.v | openMSP430 core configuration file (Program and Data memory size definition, Debug Interface configuration) | |||
openMSP430_undefines.v | openMSP430 Verilog `undef file | ||||
openMSP430.v | openMSP430 top level | ||||
sim | Top level simulations directory | ||||
abcd | rtl_sim | RTL simulations | |||
abcd | bin | RTL simulation scripts | |||
abcd | msp430sim | Main simulation script | |||
abcd | msp430sim | Main simulation script | |||
asm2ihex.sh | Assembly file compilation (Intel HEX file generation) | ||||
ihex2mem.tcl | Verilog program memory file generation | ||||
rtlsim.sh | Verilog Icarus simulation script | ||||
template.def | ASM linker definition file template | ||||
run | For running RTL simulations | ||||
abcd | run | Run single simulation of a given vector | |||
abcd | run | Run single simulation of a given vector | |||
run_all | Run regression of all vectors | ||||
run_disassemble | Disassemble the program memory content of the latest simulation | ||||
load_waveform.sav | SAV file for gtkWave | ||||
read.tcl | Read RTL | ||||
constraints.tcl | Set design constrains | ||||
results | Results directory | ||||
actel | Actel synthesis setup for area & speed analysis | ||||
altera | Altera synthesis setup for area & speed analysis | ||||
xilinx | Xilinx synthesis setup for area & speed analysis |
+
- +
3. Directory structure: FGPA projects
@@ -118,12 +119,11 @@3.1 Xilinx Spartan 3 example
fpga | openMSP430 FPGA Projects top level directory | ||||||
fpga | openMSP430 FPGA Projects top level directory | ||||||
abcd | xilinx_diligent_s3_board | Xilinx FPGA Project based on the Diligent Spartan-3 board | |||||
abcd | bench | Top level testbench directory | |||||
abcd | verilog | - | |||||
abcd | tb_openMSP430_fpga.v | FPGA testbench top level module | |||||
abcd | verilog | ||||||
abcd | tb_openMSP430_fpga.v | FPGA testbench top level module | |||||
registers.v | Connections to Core internals for easy debugging | ||||||
msp_debug.v | Testbench instruction decoder and ASCII chain generator for easy debugging | ||||||
glbl.v | Xilinx "glbl.v" file | ||||||
msp430f1121a.pdf | msp430f1121a Specification | ||||||
xapp462.pdf | Xilinx Digital Clock Managers (DCMs) user guide | ||||||
rtl | RTL sources | ||||||
abcd | verilog | - | |||||
abcd | verilog | ||||||
abcd | openMSP430_fpga.v | FPGA top level file | |||||
driver_7segment.v | Four-Digit, Seven-Segment LED Display driver | ||||||
io_mux.v | I/O mux for port function selection. | ||||||
sim | Top level simulations directory | ||||||
abcd | rtl_sim | RTL simulations | |||||
abcd | bin | RTL simulation scripts | |||||
abcd | msp430sim | Main simulation script | |||||
abcd | msp430sim | Main simulation script | |||||
ihex2mem.tcl | Verilog program memory file generation | ||||||
rtlsim.sh | Verilog Icarus simulation script | ||||||
run | For running RTL simulations | ||||||
*.v | Stimulus vector for the corresponding software project | ||||||
software | Software C programs to be loaded in the program memory | ||||||
abcd | leds | LEDs blinking application (from the CDK4MSP project) | |||||
abcd | makefile | - | |||||
hardware.h | - | ||||||
main.c | - | ||||||
7seg.h | - | ||||||
7seg.c | - | ||||||
abcd | makefile | ||||||
hardware.h | |||||||
main.c | |||||||
7seg.h | |||||||
7seg.c | |||||||
ta_uart | Software UART with Timer_A (from the CDK4MSP project) | ||||||
synthesis | Top level synthesis directory | ||||||
abcd | xilinx | - | |||||
abcd | xilinx | ||||||
abcd | create_bitstream.sh | Run Xilinx ISE synthesis in a Linux environment | |||||
create_bitstream.bat | Run Xilinx ISE synthesis in a Windows environment | ||||||
openMSP430_fpga.ucf | UCF file | ||||||
load_rom.sh | Update bitstream's program memory with a given software ELF file in a Linux environment | ||||||
load_rom.bat | Update bitstream's program memory with a given software ELF file in a Windows environment | ||||||
memory.bmm | FPGA memory description for bitstream's program memory update |
+ +
- +
3.2 Altera Cyclone II example
fpga | openMSP430 FPGA Projects top level directory | ||||||
fpga | openMSP430 FPGA Projects top level directory | ||||||
abcd | altera_de1_board | Altera FPGA Project based on Cyclone II Starter Development Board | |||||
abcd | README | README file | |||||
bench | Top level testbench directory | ||||||
abcd | verilog | - | |||||
abcd | tb_openMSP430_fpga.v | FPGA testbench top level module | |||||
abcd | verilog | ||||||
abcd | tb_openMSP430_fpga.v | FPGA testbench top level module | |||||
registers.v | Connections to Core internals for easy debugging | ||||||
msp_debug.v | Testbench instruction decoder and ASCII chain generator for easy debugging | ||||||
altsyncram.v | Altera verilog model of the altsyncram module. | ||||||
DE1_Reference_Manual.pdf | Cyclone II FPGA Starter Development Board Reference Manual | ||||||
DE1_User_Guide.pdf | Cyclone II FPGA Starter Development Board User Guide | ||||||
rtl | RTL sources | ||||||
abcd | verilog | - | |||||
abcd | verilog | ||||||
abcd | OpenMSP430_fpga.v | FPGA top level file | |||||
driver_7segment.v | Four-Digit, Seven-Segment LED Display driver | ||||||
io_mux.v | I/O mux for port function selection. | ||||||
sim | Top level simulations directory | ||||||
abcd | rtl_sim | RTL simulations | |||||
abcd | bin | RTL simulation scripts | |||||
abcd | msp430sim | Main simulation script | |||||
abcd | msp430sim | Main simulation script | |||||
ihex2mem.tcl | Verilog program memory file generation | ||||||
rtlsim.sh | Verilog Icarus simulation script | ||||||
run | For running RTL simulations | ||||||
*.v | Stimulus vector for the corresponding software project | ||||||
software | Software C programs to be loaded in the program memory | ||||||
abcd | bin | Specific binaries required for software development. | |||||
abcd | mifwrite.cpp | This -prog is taken from -http://www.johnloomis.org/ece595c/notes/isa/mifwrite.html and slightly -changed to satisfy quartus6.1 *.mif eating engine. | |||||
abcd | mifwrite.cpp | This prog is taken from http://www.johnloomis.org/ece595c/notes/isa/mifwrite.html and slightly changed to satisfy quartus6.1 *.mif eating engine. | |||||
mifwrite.exe | Windows executable. | ||||||
mifwrite | Linux executable. | ||||||
memledtest | LEDs blinking application (from the CDK4MSP project) | ||||||
synthesis | Top level synthesis directory | ||||||
abcd | altera | - | |||||
abcd | altera | ||||||
abcd | main.qsf | Global Assignments file | |||||
main.sof | SOF file | ||||||
OpenMSP430_fpga.qpf | Quartus II project file | ||||||
openMSP430_fpga_top.v | RTL file list to be synthesized |
- - - -
3.3 Actel ProASIC3 example
- -fpga | openMSP430 FPGA Projects top level directory | |||||
abcd | actel_m1a3pl_dev_kit | Actel FPGA Project based on the ProASIC3 M1A3PL development kit - | ||||
abcd | -bench | Top level testbench directory | ||||
abcd | verilog | - | ||||
abcd | tb_openMSP430_fpga.v | -FPGA testbench top level module | ||||
registers.v | -Connections to Core internals for easy debugging | |||||
msp_debug.v | -Testbench instruction decoder and ASCII chain generator for easy debugging | |||||
proasic3l.v | -Actel ProASIC3L library file. - | |||||
DAC121S101.v - |
- Verilog model of National's DAC121S101 12 bit DAC. | -|||||
doc | Diverse documentation | |||||
abcd | M1A3PL_DEV_KIT_QS.pdf | Development Kit Quickstart Card. | ||||
M1IGLOO_StarterKit_v1_5_UG.pdf | Development Kit User's Guide. | |||||
rtl | RTL sources | |||||
abcd | verilog | - | ||||
abcd | openMSP430_fpga.v | -FPGA top level file | ||||
dac_spi_if.v | -SPI interface to National's DAC121S101 12 bit DAC. - | |||||
smartgen - |
- Actel's smartgen directory. | |||||
abcd | -dmem_128B.v | 128 Byte RAM (for data memory). - | ||||
- |
-pmem_2kB.v | 2 kByte RAM (for program memory). - | ||||
openmsp430 | -Local copy of the openMSP430 core. The *define.v file has been adjusted to the requirements of the project. | |||||
sim | Top level simulations directory | |||||
abcd | rtl_sim | RTL simulations | ||||
- |
- bin - |
-RTL simulation scripts - | ||||
- |
- msp430sim - |
- Main simulation script - |
- ||||
ihex2mem.tcl - |
- Verilog program memory file generation - |
- |||||
rtlsim.sh - |
- Verilog Icarus simulation script - |
- |||||
run | -For running RTL simulations | |||||
- |
- run - |
-Run simulation of a given software project - | ||||
run_disassemble - |
- Disassemble the program memory content of the latest simulation | -|||||
src | -RTL simulation verilog stimulus | |||||
- |
- submit.f - |
- Verilog simulator command file - |
- ||||
*.v - |
-Stimulus vector for the corresponding software project | |||||
software | Software C programs to be loaded in the program memory | |||||
- |
-spacewar - | SpaceWar oscilloscope game. - | ||||
- |
- - |
- |||||
synthesis | Top level synthesis directory | |||||
abcd | actel | - | ||||
abcd | prepare_implementation.tcl - |
- Generate required files prior synthesis and P&R. - | ||||
synplify.tcl - |
- Synplify template for the synthesis run. - | |||||
libero_designer.tcl - |
- Libero Designer template for the P&R run. - | |||||
design_files.v - |
- RTL file list to be synthesized. - |
- |||||
design_constraints.pre.sdc - |
- Synthesis timing constraints. - |
- |||||
design_constraints.post.sdc - |
- P&R timing constraints. - |
- |||||
design_constraints.pdc - |
- P&R physical constraints. - |
+ +
- +
4. Directory structure: Software Development Tools
tools | openMSP430 Software Development Tools top level directory | ||||
tools | openMSP430 Software Development Tools top level directory | ||||
abcd | bin | Contains the executable files | |||
abcd | openmsp430-loader.tcl | Simple command line boot loader: TCL Script | |||
abcd | openmsp430-loader.tcl | Simple command line boot loader: TCL Script | |||
openmsp430-loader.exe | Simple command line boot loader: Windows executable | ||||
openmsp430-minidebug.tcl | Minimalistic debugger with simple GUI: TCL Script | ||||
openmsp430-minidebug.exe | Minimalistic debugger with simple GUI: Windows executable | ||||
abcd | ew_GDB_RSP.pdf | Document from Bill Gatliff: Embedding with GNU: the gdb Remote Serial Protocol | |||
Howto-GDB_Remote_Serial_Protocol.pdf | Document from Jeremy Bennett (Embecosm): Howto: GDB Remote Serial Protocol - Writing a RSP Server | ||||
freewrap642 | The freeWrap program turns TCL/TK scripts into single-file binary executable programs for Windows. | ||||
abcd | freewrap.exe | freeWrap executable to run on TCL/TK scripts (i.e. with GUI) | |||
abcd | freewrap.exe | freeWrap executable to run on TCL/TK scripts (i.e. with GUI) | |||
freewrapTCLSH.exe | freeWrap executable to run on pure TCL scripts (i.e. command line) | ||||
tclpip85s.dll | freeWrap mandatory DLL | ||||
generate_exec.bat | Simple Batch file for auto generation of the tools' windows executables |
- + +
+ - \ No newline at end of file + + \ No newline at end of file
/openMSP430.odt
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream