OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim/rtl_sim/src
    from Rev 105 to Rev 107
    Reverse comparison

Rev 105 → Rev 107

/submit.f
68,6 → 68,7
//=============================================================================
 
+incdir+../../../rtl/verilog/openmsp430/
+incdir+../../../rtl/verilog/openmsp430/periph
../../../rtl/verilog/openmsp430/openMSP430.v
../../../rtl/verilog/openmsp430/omsp_frontend.v
../../../rtl/verilog/openmsp430/omsp_execution_unit.v
/spacewar.v
12,10 → 12,14
repeat(5) @(posedge oscclk);
stimulus_done = 0;
 
repeat(50) @(posedge mclk);
 
// Send uart synchronization frame
dbg_uart_tx(DBG_SYNC);
 
// Let the CPU run
dbg_uart_wr(CPU_CTL, 16'h0002);
 
 
stimulus_done = 1;
end
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.