URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
Compare Revisions
- This comparison shows the changes necessary to convert path
/openmsp430/trunk/fpga/actel_m1a3pl_dev_kit/sim
- from Rev 98 to Rev 105
- ↔ Reverse comparison
Rev 98 → Rev 105
/rtl_sim/src/submit.f
33,7 → 33,18
// $LastChangedDate: 2010-03-07 21:14:33 +0100 (Sun, 07 Mar 2010) $ |
//============================================================================= |
|
|
//============================================================================= |
// Testbench related |
//============================================================================= |
|
+incdir+../../../bench/verilog/ |
../../../bench/verilog/tb_openMSP430_fpga.v |
../../../bench/verilog/msp_debug.v |
../../../bench/verilog/DAC121S101.v |
|
|
//============================================================================= |
// Actel library |
//============================================================================= |
+libext+.v |
72,14 → 83,3
../../../rtl/verilog/openmsp430/omsp_multiplier.v |
../../../rtl/verilog/openmsp430/periph/omsp_gpio.v |
../../../rtl/verilog/openmsp430/periph/omsp_timerA.v |
|
|
//============================================================================= |
// Testbench related |
//============================================================================= |
|
+incdir+../../../bench/verilog/ |
../../../bench/verilog/tb_openMSP430_fpga.v |
../../../bench/verilog/msp_debug.v |
../../../bench/verilog/DAC121S101.v |
|