OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openmsp430/trunk/fpga/xilinx_avnet_lx9microbard/software/leds
    from Rev 161 to Rev 167
    Reverse comparison

Rev 161 → Rev 167

/main.c
59,27 → 59,30
//IE1 |= 0x01;
//eint(); //enable interrupts
 
if (CPU_NR==0x0100) {
delay(0x000f, 0xffff);
}
 
while (1) { // Main loop, never ends...
 
P2OUT = 0x00;
delay(0x000f, 0xffff);
 
P2OUT = 0x01;
delay(0x0007, 0xffff);
delay(0x000f, 0xffff);
 
P2OUT = 0x02;
delay(0x0007, 0xffff);
delay(0x000f, 0xffff);
 
P2OUT = 0x06;
delay(0x0007, 0xffff);
P2OUT = 0x03;
delay(0x000f, 0xffff);
 
P2OUT = 0x04;
delay(0x0007, 0xffff);
P2OUT = 0x02;
delay(0x000f, 0xffff);
 
P2OUT = 0x08;
delay(0x0007, 0xffff);
P2OUT = 0x01;
delay(0x000f, 0xffff);
 
P2OUT = 0x09;
delay(0x0007, 0xffff);
 
}
}
 
/omsp_system.h
79,8 → 79,9
#define IE1 (*(volatile unsigned char *) 0x0000)
#define IFG1 (*(volatile unsigned char *) 0x0002)
 
#define CPU_ID_LO (*(volatile unsigned char *) 0x0004)
#define CPU_ID_HI (*(volatile unsigned char *) 0x0006)
#define CPU_ID_LO (*(volatile unsigned int *) 0x0004)
#define CPU_ID_HI (*(volatile unsigned int *) 0x0006)
#define CPU_NR (*(volatile unsigned int *) 0x0008)
 
 
//----------------------------------------------------------
/linker.x
3,8 → 3,8
OUTPUT_ARCH("msp430")
MEMORY
{
text (rx) : ORIGIN = 0xF000, LENGTH = 0x1000
data (rwx) : ORIGIN = 0x0200, LENGTH = 0x400
text (rx) : ORIGIN = 0xC000, LENGTH = 0x4000
data (rwx) : ORIGIN = 0x0200, LENGTH = 0x800
vectors (rw) : ORIGIN = 0xffe0, LENGTH = 0x20
}
__WDTCTL = 0x0120;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.