OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openmsp430/trunk/fpga/xilinx_diligent_s3board/synthesis/xilinx
    from Rev 73 to Rev 109
    Reverse comparison

Rev 73 → Rev 109

/create_bitstream.sh
19,7 → 19,11
# Create link to the Xilinx constraints file
ln -s ../openMSP430_fpga.ucf .
 
# Create link to the TimerA include file
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_defines.v .
ln -s ../../../rtl/verilog/openmsp430/periph/omsp_timerA_undefines.v .
 
 
# XFLOW
#---------------
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.