OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openmsp430/trunk
    from Rev 100 to Rev 101
    Reverse comparison

Rev 100 → Rev 101

/core/rtl/verilog/omsp_alu.v
147,8 → 147,8
 
// Mask the bit 8 for the Byte instructions for correct flags generation
wire op_bit8_msk = ~exec_cycle | ~inst_bw;
wire [16:0] op_src_in = {1'b0, op_src_inv[15:9], op_src_inv[8] & op_bit8_msk, op_src_inv[7:0]};
wire [16:0] op_dst_in = {1'b0, op_dst[15:9], op_dst[8] & op_bit8_msk, op_dst[7:0]};
wire [16:0] op_src_in = {1'b0, {op_src_inv[15:8] & {8{op_bit8_msk}}}, op_src_inv[7:0]};
wire [16:0] op_dst_in = {1'b0, {op_dst[15:8] & {8{op_bit8_msk}}}, op_dst[7:0]};
 
// Clear the source operand (= jump offset) for conditional jumps
wire jmp_not_taken = (inst_jmp[`JL] & ~(status[3]^status[2])) |
/core/sim/rtl_sim/src/two-op_cmp.s43
140,6 → 140,17
mov #0x4004, r15
 
 
/* mmihai cmp.b bug */
 
mov #0x0210, r5
clr.b 0(r5)
mov #0x1, r4
cmp.b r4, 0(r5)
jz end_of_test ;# should not happen
 
mov #0x4100, r15
 
/* ---------------------- END OF TEST --------------- */
mov #0x5000, r15
end_of_test:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.