OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32
    from Rev 332 to Rev 333
    Reverse comparison

Rev 332 → Rev 333

/or32.c
2003,13 → 2003,17
In most cases these use the static functions declared above. They have
defaults, so must be undefined first, before being redefined.
 
The description of what they do is found with the function above, unless
it is a standard function, in which case it is defined here (as with
TARGET_ASM_NAMED_SECTION).
The description of what they do is found with the function above, unless it
is a standard function or a constant, in which case it is defined here (as
with TARGET_ASM_NAMED_SECTION).
 
The final declaration is of the global "targetm" structure. */
 
 
/* Default target_flags if no switches specified. */
#undef TARGET_DEFAULT_TARGET_FLAGS
#define TARGET_DEFAULT_TARGET_FLAGS (MASK_HARD_MUL)
 
/* Output assembly directives to switch to section name. The section should
have attributes as specified by flags, which is a bit mask of the SECTION_*
flags defined in ‘output.h’. If decl is non-NULL, it is the VAR_DECL or
/or32.h
67,18 → 67,12
%{mor32-newlib-uart:%{!g:-lc -lor32uart -u free -lc} \
%{g:-lg -lor32uart -u free -lg}}"
 
#define TARGET_VERSION fprintf (stderr, " (OpenRISC 1000)");
#define TARGET_VERSION fprintf (stderr, " (OpenRISC 1000) Mask 0x%x", MASK_HARD_MUL);
 
/* Run-time compilation parameters selecting different hardware subsets. */
 
extern int target_flags;
 
/* Default target_flags if no switches specified.
 
JPB 30-Aug-10: Is this still what we want? It's not documented in the GCC
internals manual. */
#define TARGET_DEFAULT (MASK_HARD_MUL)
 
/* Target machine storage layout */
 
/* Define this if most significant bit is lowest numbered

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.