OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/gnu-src/gdb-6.8/sim/testsuite/sim/sh64/misc
    from Rev 24 to Rev 157
    Reverse comparison

Rev 24 → Rev 157

/fr-dr.s
0,0 → 1,22
# sh testcase for floating point register shared state (see below).
# mach: all
# as: -isa=shmedia
# ld: -m shelf64
 
# (fr, dr, fp, fv amd mtrx provide different views of the same architecrual state).
# Hitachi SH-5 CPU volume 1, p. 15.
 
.include "media/testutils.inc"
 
start
 
movi 42, r0
fmov.ls r0, fr12
# save this reg.
fmov.s fr12, fr14
 
movi 42, r0
fmov.qd r0, dr12
okay:
pass
fr-dr.s Property changes : Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:keywords ## -0,0 +1 ## +Id \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.