OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/cache
    from Rev 121 to Rev 224
    Reverse comparison

Rev 121 → Rev 224

/dcache-model.c
522,13 → 522,13
{
struct config_section *sec = reg_config_sec ("dc", NULL, NULL);
 
reg_config_param (sec, "enabled", paramt_int, dc_enabled);
reg_config_param (sec, "nsets", paramt_int, dc_nsets);
reg_config_param (sec, "nways", paramt_int, dc_nways);
reg_config_param (sec, "blocksize", paramt_int, dc_blocksize);
reg_config_param (sec, "ustates", paramt_int, dc_ustates);
reg_config_param (sec, "load_hitdelay", paramt_int, dc_load_hitdelay);
reg_config_param (sec, "load_missdelay", paramt_int, dc_load_missdelay);
reg_config_param (sec, "store_hitdelay", paramt_int, dc_store_hitdelay);
reg_config_param (sec, "store_missdelay", paramt_int, dc_store_missdelay);
reg_config_param (sec, "enabled", PARAMT_INT, dc_enabled);
reg_config_param (sec, "nsets", PARAMT_INT, dc_nsets);
reg_config_param (sec, "nways", PARAMT_INT, dc_nways);
reg_config_param (sec, "blocksize", PARAMT_INT, dc_blocksize);
reg_config_param (sec, "ustates", PARAMT_INT, dc_ustates);
reg_config_param (sec, "load_hitdelay", PARAMT_INT, dc_load_hitdelay);
reg_config_param (sec, "load_missdelay", PARAMT_INT, dc_load_missdelay);
reg_config_param (sec, "store_hitdelay", PARAMT_INT, dc_store_hitdelay);
reg_config_param (sec, "store_missdelay", PARAMT_INT, dc_store_missdelay);
}
/icache-model.c
512,11 → 512,11
struct config_section *sec =
reg_config_sec ("ic", ic_start_sec, ic_end_sec);
 
reg_config_param (sec, "enabled", paramt_int, ic_enabled);
reg_config_param (sec, "nsets", paramt_int, ic_nsets);
reg_config_param (sec, "nways", paramt_int, ic_nways);
reg_config_param (sec, "blocksize", paramt_int, ic_blocksize);
reg_config_param (sec, "ustates", paramt_int, ic_ustates);
reg_config_param (sec, "missdelay", paramt_int, ic_missdelay);
reg_config_param (sec, "hitdelay", paramt_int, ic_hitdelay);
reg_config_param (sec, "enabled", PARAMT_INT, ic_enabled);
reg_config_param (sec, "nsets", PARAMT_INT, ic_nsets);
reg_config_param (sec, "nways", PARAMT_INT, ic_nways);
reg_config_param (sec, "blocksize", PARAMT_INT, ic_blocksize);
reg_config_param (sec, "ustates", PARAMT_INT, ic_ustates);
reg_config_param (sec, "missdelay", PARAMT_INT, ic_missdelay);
reg_config_param (sec, "hitdelay" , PARAMT_INT, ic_hitdelay);
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.