OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/cpu
    from Rev 124 to Rev 127
    Reverse comparison

Rev 124 → Rev 127

/or32/or32.c
338,8 → 338,13
EF (l_and), OR32_W_FLAG, it_arith},
{"l.ori", "rD,rA,K", "10 0xA DDDDD AAAAA KKKK KKKK KKKK KKKK",
EF (l_or), 0, it_arith},
#if HAVE_UNSIGNED_XORI
{"l.xori", "rD,rA,K", "10 0xB DDDDD AAAAA KKKK KKKK KKKK KKKK",
EF (l_xor), 0, it_arith},
#else
{"l.xori", "rD,rA,I", "10 0xB DDDDD AAAAA IIII IIII IIII IIII",
EF (l_xor), 0, it_arith},
#endif
{"l.muli", "rD,rA,I", "10 0xC DDDDD AAAAA IIII IIII IIII IIII",
EF (l_mul), 0, it_arith},
{"l.mfspr", "rD,rA,K", "10 0xD DDDDD AAAAA KKKK KKKK KKKK KKKK",
/or32/insnset.c
235,8 → 235,11
SET_PARAM0(temp1);
}
INSTRUCTION (l_xor) {
uorreg_t temp1;
temp1 = PARAM1 ^ PARAM2;
/* The argument is now specified as unsigned, but historically OR1K has
always treated the argument as signed (so l.xori rD,rA,-1 can be used in
the absence of l.not). Use this as the default behavior. This is
controlled from or32.c. */
uorreg_t temp1 = PARAM1 ^ PARAM2;
SET_PARAM0(temp1);
}
INSTRUCTION (l_sub) {

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.