OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/cpu
    from Rev 143 to Rev 202
    Reverse comparison

Rev 143 → Rev 202

/or32/execute.c
480,6 → 480,9
if (config.sim.exe_log)
dump_exe_log ();
 
if (config.sim.exe_bin_insn_log)
dump_exe_bin_insn_log (current);
 
} /* analysis() */
 
 
703,7 → 706,31
} /* dump_exe_log() */
 
 
 
/*---------------------------------------------------------------------------*/
/*!Outputs binary copy of instruction to a file */
/*---------------------------------------------------------------------------*/
void
dump_exe_bin_insn_log (struct iqueue_entry *current)
{
// Do endian swap before spitting out (will be kept in LE on a LE machine)
// but more useful to see it in big endian format.
// Should probably host htonl().
uint32_t insn = (((current->insn & 0xff)<<24) |
((current->insn & 0xff00)<<8) |
((current->insn & 0xff0000)>>8) |
((current->insn & 0xff000000)>>24));
//for(i=0;i<4;i++) tmp_insn[i] = eval_direct8 (insn_addr+i, 0, 0);
// Dump it into binary log file
fwrite((void*)&insn, 4, 1, runtime.sim.fexe_bin_insn_log);
 
} /* dump_exe_bin_insn_log() */
 
 
/*---------------------------------------------------------------------------*/
/*!Dump registers
 
Supports the CLI 'r' and 't' commands */
/common/execute.h
91,6 → 91,8
/* Prototypes for external use */
extern void dumpreg ();
extern void dump_exe_log ();
extern void dump_exe_bin_insn_log (struct iqueue_entry *current);
 
extern int cpu_clock ();
extern void cpu_reset ();
extern uorreg_t evalsim_reg (unsigned int regno);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.