OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/cpu
    from Rev 239 to Rev 240
    Reverse comparison

Rev 239 → Rev 240

/or32/or32.c
669,7 → 669,7
}
else
{
if (*enc == '0' || *enc == '1' || *enc == '-' || isalpha (*enc))
if (*enc == '0' || *enc == '1' || *enc == '-' || isalpha ((int)*enc))
{
opc_pos--;
if (param_ch == *enc)
867,7 → 867,7
if (*args == 'D')
type |= OPTYPE_DST;
}
else if (isalpha (*args))
else if (isalpha ((int)*args))
{
unsigned long arg;
arg = insn_extract (*args, opcode->encoding);
1163,13 → 1163,13
printf ("\n ret=%x opc_pos=%x, param_pos=%x\n", ret, opc_pos,
param_pos);
#endif
if (islower (param_ch))
if (islower ((int) param_ch))
ret -= ((insn >> opc_pos) & 0x1) << param_pos;
else
ret += ((insn >> opc_pos) & 0x1) << param_pos;
enc++;
}
else if (isalpha (*enc))
else if (isalpha ((int)*enc))
{
opc_pos--;
enc++;
/or32/generate.c
90,20 → 90,20
if (strncmp (str, "INSTRUCTION (", 13) == 0) {
char *s;
str += 13;
while (isspace (*str)) str++;
while (isspace ((int)*str)) str++;
s = str;
while (*s && *s != ')') s++;
*s = 0;
while (isspace(*(s - 1))) s--;
while (isspace((int)*(s - 1))) s--;
*s = 0;
if (strcmp (str, func_name) == 0) {
olevel = 1;
str += strlen (str) + 1;
while (isspace (*str)) str++;
while (isspace ((int)*str)) str++;
s = str;
while (*s && *s != '\n' && *s != '\r') s++;
*s = 0;
while (isspace(*(s - 1))) s--;
while (isspace((int)*(s - 1))) s--;
*s = 0;
/*shift_fprintf (level, fo, "#line %i \"%s\"\n", line_num, in_file);*/
shift_fprintf (level, fo, "%s", str);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.