OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/cpu
    from Rev 428 to Rev 429
    Reverse comparison

Rev 428 → Rev 429

/or32/generate.c
352,7 → 352,8
}
 
/* Generates .c file footer */
static int generate_footer (FILE *fo)
static int
generate_footer (FILE *fo)
{
fprintf (fo, "}\n");
return 0;
363,7 → 364,8
 
JPB: Added code to generate an illegal instruction exception for invalid
instructions. */
static int generate_body (FILE *fo, unsigned long *a, unsigned long cur_mask, int level)
static int
generate_body (FILE *fo, unsigned long *a, unsigned long cur_mask, int level)
{
unsigned long shift = *a;
unsigned long mask;
382,6 → 384,8
} else {
if(prev_inv) {
shift_fprintf (++level, fo, "/* Invalid instruction(s) */\n");
shift_fprintf (level, fo,
"except_handle (EXCEPT_ILLEGAL, cpu_state.pc);\n");
shift_fprintf (level--, fo, "break;\n");
}
shift_fprintf (level, fo, "case 0x%x:\n", i);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.