OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/doc
    from Rev 85 to Rev 90
    Reverse comparison

Rev 85 → Rev 90

/or1ksim.info
64,7 → 64,7
Unpack the software and create a _separate_ directory in which to build
it:
 
tar jxf or1ksim-0.3.1-2010-04-21.tar.bz2
tar jxf or1ksim-2010-04-21.tar.bz2
mkdir builddir_or1ksim
cd builddir_or1ksim
 
81,7 → 81,7
OpenRISC 1000 32-bit architecture. If this argument is omitted, it will
default to OpenRISC 1000 32-bit with a warning
 
../or1ksim-0.3.1-2010-04-21/configure --target=or32-uclinux ...
../or1ksim-2010-04-21/configure --target=or32-uclinux ...
 
There are several other options available, many of which are standard
to GNU `configure' scripts. Use `configure --help' to see all the
243,10 → 243,9
=============================
 
The following problems and issues are known about with Or1ksim
0.3.1-2010-04-21. The OpenRISC tracker may be used to see the current
state of these issues and to raise new problems and feature requests.
It may be found at
`http://www.opencores.org/ptracker.cgi/view/or1k/398'.
2010-04-21. The OpenRISC tracker may be used to see the current state
of these issues and to raise new problems and feature requests. It may
be found at `http://www.opencores.org/ptracker.cgi/view/or1k/398'.
 
* The Supervision Register Little Endian Enable (LEE) bit is
ignored. Or1ksim can be built for either little endian or big
4064,51 → 4063,51
Node: Top814
Node: Installation1224
Node: Preparation1471
Node: Configuring the Build1772
Node: Build and Install7257
Node: Known Issues8103
Node: Usage10249
Node: Standalone Simulator10463
Node: Profiling Utility13366
Node: Memory Profiling Utility14276
Node: Simulator Library15641
Node: Configuration21126
Node: Configuration File Format21735
Node: Configuration File Preprocessing22027
Node: Configuration File Syntax22398
Node: Simulator Configuration25183
Node: Simulator Behavior25474
Node: Verification API Configuration29518
Node: CUC Configuration31458
Node: Core OpenRISC Configuration33375
Node: CPU Configuration33877
Node: Memory Configuration37682
Node: Memory Management Configuration42995
Node: Cache Configuration45372
Node: Interrupt Configuration47758
Node: Power Management Configuration48494
Node: Branch Prediction Configuration49771
Node: Debug Interface Configuration51131
Node: Peripheral Configuration55351
Node: Memory Controller Configuration55977
Node: UART Configuration58582
Node: DMA Configuration62101
Node: Ethernet Configuration63968
Node: GPIO Configuration67946
Node: Display Interface Configuration69579
Node: Frame Buffer Configuration71888
Node: Keyboard Configuration73752
Node: Disc Interface Configuration75990
Node: Generic Peripheral Configuration80933
Node: Interactive Command Line83228
Node: Verification API90202
Node: Code Internals94632
Node: Coding Conventions95192
Node: Global Data Structures99619
Node: Concepts102276
Ref: Output Redirection102421
Node: Internal Debugging102960
Node: GNU Free Documentation License103457
Node: Index125864
Node: Configuring the Build1766
Node: Build and Install7245
Node: Known Issues8091
Node: Usage10232
Node: Standalone Simulator10446
Node: Profiling Utility13349
Node: Memory Profiling Utility14259
Node: Simulator Library15624
Node: Configuration21109
Node: Configuration File Format21718
Node: Configuration File Preprocessing22010
Node: Configuration File Syntax22381
Node: Simulator Configuration25166
Node: Simulator Behavior25457
Node: Verification API Configuration29501
Node: CUC Configuration31441
Node: Core OpenRISC Configuration33358
Node: CPU Configuration33860
Node: Memory Configuration37665
Node: Memory Management Configuration42978
Node: Cache Configuration45355
Node: Interrupt Configuration47741
Node: Power Management Configuration48477
Node: Branch Prediction Configuration49754
Node: Debug Interface Configuration51114
Node: Peripheral Configuration55334
Node: Memory Controller Configuration55960
Node: UART Configuration58565
Node: DMA Configuration62084
Node: Ethernet Configuration63951
Node: GPIO Configuration67929
Node: Display Interface Configuration69562
Node: Frame Buffer Configuration71871
Node: Keyboard Configuration73735
Node: Disc Interface Configuration75973
Node: Generic Peripheral Configuration80916
Node: Interactive Command Line83211
Node: Verification API90185
Node: Code Internals94615
Node: Coding Conventions95175
Node: Global Data Structures99602
Node: Concepts102259
Ref: Output Redirection102404
Node: Internal Debugging102943
Node: GNU Free Documentation License103440
Node: Index125847

End Tag Table
/Makefile.in
128,6 → 128,7
CYGPATH_W = @CYGPATH_W@
DEBUGFLAGS = @DEBUGFLAGS@
DEFS = @DEFS@
DEJAGNU = @DEJAGNU@
DEPDIR = @DEPDIR@
DSYMUTIL = @DSYMUTIL@
DUMPBIN = @DUMPBIN@
/version.texi
1,4 → 1,4
@set UPDATED 20 April 2010
@set UPDATED-MONTH April 2010
@set EDITION 0.3.1-2010-04-21
@set VERSION 0.3.1-2010-04-21
@set EDITION 2010-04-21
@set VERSION 2010-04-21

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.