OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/peripheral
    from Rev 385 to Rev 418
    Reverse comparison

Rev 385 → Rev 418

/memory.c
63,7 → 63,8
{
MT_UNKNOWN,
MT_PATTERN,
MT_RANDOM
MT_RANDOM,
MT_EXITNOPS
} type;
};
 
207,6 → 208,21
break;
case MT_UNKNOWN:
break;
case MT_EXITNOPS:
/* Fill memory with OR1K exit NOP */
for (i = 0; i < mem->size; i++, mem_area++)
switch(i & 0x3) {
case 3:
*mem_area = 0x15;
break;
case 0:
*mem_area = 0x01;
break;
default:
*mem_area = 0x00;
break;
}
break;
default:
fprintf (stderr, "Invalid memory configuration type.\n");
exit (1);
275,6 → 291,11
mem->type = MT_PATTERN;
mem->pattern = 0;
}
else if (0 == strcasecmp (val.str_val, "exitnops"))
{
mem->type = MT_EXITNOPS;
mem->pattern = 0;
}
else
{
fprintf (stderr, "Warning: memory type invalid. Ignored");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.