OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /openrisc/trunk/or1ksim/testsuite/or1ksim.tests
    from Rev 106 to Rev 107
    ↔ Reverse comparison
  •

Rev 106 → Rev 107

/inst-set-test.cfg
0,0 → 1,103
/* inst-set.cfg -- Or1ksim instruction set configuration script file
 
Copyright (C) 2001, Marko Mlinar <markom@opencores.org>
Copyright (C) 2010 Embecosm Limited
 
Contributor Marko Mlinar <markom@opencores.org>
Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
This file is part of OpenRISC 1000 Architectural Simulator.
 
This program is free software; you can redistribute it and/or modify it
under the terms of the GNU General Public License as published by the Free
Software Foundation; either version 3 of the License, or (at your option)
any later version.
 
This program is distributed in the hope that it will be useful, but WITHOUT
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
more details.
 
You should have received a copy of the GNU General Public License along
with this program. If not, see <http: www.gnu.org/licenses/>. */
 
/* This configuration file is particularly intended for intruction set tests
which have a single block of RAM and make no use of the memory controller
or flash memory. */
 
section memory
type = unknown /* Fastest */
name = "RAM"
baseaddr = 0x00000000
size = 0x00200000
delayr = 2
delayw = 4
end
 
section immu
enabled = 0
end
 
section dmmu
enabled = 0
end
 
section ic
enabled = 0
end
 
section dc
enabled = 0
end
 
section cpu
ver = 0x12
rev = 0x0001
superscalar = 0
hazards = 0
dependstats = 0
end
 
section bpb
enabled = 0
end
 
section debug
/* enabled = 1
rsp_enabled = 1
rsp_port = 51000*/
end
 
section sim
debug = 0
profile = 0
prof_fn = "sim.profile"
exe_log = 0
exe_log_type = software
exe_log_fn = "executed.log"
end
 
section mc
enabled = 0
end
 
section dma
enabled = 0
end
 
section ethernet
enabled = 0
end
 
section VAPI
enabled = 0
end
 
section fb
enabled = 0
end
 
section kbd
enabled = 0
end
/Makefile.in
211,37 → 211,38
top_srcdir = @top_srcdir@
 
# Just distribute this stuff
EXTRA_DIST = acv-gpio.cfg \
acv-uart.cfg \
basic.exp \
cache.exp \
cbasic.exp \
cfg.exp \
default.cfg \
dhry.exp \
dmatest.exp \
eth0.rx \
eth.cfg \
eth.exp \
except-test.exp \
exit.exp \
ext.exp \
fbtest.exp \
flag.exp \
fp.cfg \
fp.exp \
functest.exp \
int-test.exp \
kbdtest.cfg \
kbdtest.exp \
kbdtest.rx \
local-global.exp \
lws-test.exp \
mem-test.exp \
mmu.cfg \
mmu.exp \
mul.exp \
mycompress.exp \
EXTRA_DIST = acv-gpio.cfg \
acv-uart.cfg \
basic.exp \
cache.exp \
cbasic.exp \
cfg.exp \
default.cfg \
dhry.exp \
dmatest.exp \
eth0.rx \
eth.cfg \
eth.exp \
except-test.exp \
exit.exp \
ext.exp \
fbtest.exp \
flag.exp \
fp.cfg \
fp.exp \
functest.exp \
int-test.exp \
inst-set-test.cfg \
inst-set-test.exp \
kbdtest.cfg \
kbdtest.exp \
kbdtest.rx \
local-global.exp \
mem-test.exp \
mmu.cfg \
mmu.exp \
mul.exp \
mycompress.exp \
tick.exp
 
all: all-am
/inst-set-test.exp
0,0 → 1,46
# inst-set-test.exp. Tests of ORBIS32 instruction set
 
# Copyright (C) 2010 Embecosm Limited
 
# Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
# This file is part of OpenRISC 1000 Architectural Simulator.
 
# This program is free software; you can redistribute it and/or modify it
# under the terms of the GNU General Public License as published by the Free
# Software Foundation; either version 3 of the License, or (at your option)
# any later version.
 
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
# more details.
 
# You should have received a copy of the GNU General Public License along
# with this program. If not, see <http:#www.gnu.org/licenses/>. */
 
# -----------------------------------------------------------------------------
# This code is commented throughout for use with Doxygen.
# -----------------------------------------------------------------------------
 
 
# Run the l.lws test
run_or1ksim "lws-test" \
[list "!l.lws" \
" l.lws r4,0(r5): r4=0xdeadbeef: OK" \
" l.lws r4,0(r5): r4=0x00000000: OK" \
" l.lws r4,0(r5): r4=0x7fffffff: OK" \
" l.lws r4,0(r5): r4=0x80000000: OK" \
" l.lws r4,0(r5): r4=0xffffffff: OK" \
" l.lws r4,0(r5): r4=0x00000000: OK" \
" l.lws r4,0(r5): r4=0x7fffffff: OK" \
" l.lws r4,0(r5): r4=0x80000000: OK" \
" l.lws r4,0(r5): r4=0xffffffff: OK" \
" l.lws r4,0(r5): r4=0xdeadbeef: OK" \
" l.lws r4,0(r5): r4=0x00000000: OK" \
" l.lws r4,0(r5): r4=0x7fffffff: OK" \
" l.lws r4,0(r5): r4=0x80000000: OK" \
"!Test completed" \
"!report(0xdeaddead);" \
"!exit(0)"] \
"inst-set-test.cfg" "inst-set-test/is-lws-test"
/Makefile.am
28,35 → 28,36
 
 
# Just distribute this stuff
EXTRA_DIST = acv-gpio.cfg \
acv-uart.cfg \
basic.exp \
cache.exp \
cbasic.exp \
cfg.exp \
default.cfg \
dhry.exp \
dmatest.exp \
eth0.rx \
eth.cfg \
eth.exp \
except-test.exp \
exit.exp \
ext.exp \
fbtest.exp \
flag.exp \
fp.cfg \
fp.exp \
functest.exp \
int-test.exp \
kbdtest.cfg \
kbdtest.exp \
kbdtest.rx \
local-global.exp \
lws-test.exp \
mem-test.exp \
mmu.cfg \
mmu.exp \
mul.exp \
mycompress.exp \
EXTRA_DIST = acv-gpio.cfg \
acv-uart.cfg \
basic.exp \
cache.exp \
cbasic.exp \
cfg.exp \
default.cfg \
dhry.exp \
dmatest.exp \
eth0.rx \
eth.cfg \
eth.exp \
except-test.exp \
exit.exp \
ext.exp \
fbtest.exp \
flag.exp \
fp.cfg \
fp.exp \
functest.exp \
int-test.exp \
inst-set-test.cfg \
inst-set-test.exp \
kbdtest.cfg \
kbdtest.exp \
kbdtest.rx \
local-global.exp \
mem-test.exp \
mmu.cfg \
mmu.exp \
mul.exp \
mycompress.exp \
tick.exp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.