OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test
    from Rev 784 to Rev 787
    Reverse comparison

Rev 784 → Rev 787

/inst-set-test.S
72,6 → 72,10
.org 0x100
.global _reset
_reset:
// Clear R0 on start-up. There is no guarantee that R0 is hardwired to zero,
// and indeed it is not when simulating the or1200 Verilog core.
l.andi r0,r0,0x0
l.movhi r1,hi(_stack) /* Set up the stack */
l.ori r1,r1,lo(_stack)
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.