OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram
    from Rev 457 to Rev 458
    Reverse comparison

Rev 457 → Rev 458

/Makefile.in
218,6 → 218,7
mc_ssram_CPPFLAGS = -I$(srcdir)/../../../peripheral \
-I$(srcdir)/../../../cpu/common \
-I$(srcdir)/../../../cpu/or1k \
-I$(srcdir)/../mc-common \
-I$(srcdir)/../../../port
 
mc_ssram_LDFLAGS = -T$(srcdir)/../except-mc.ld
/mc-ssram.c
95,7 → 95,7
unsigned char ch;
 
unsigned long test;
unsigned long gpio_pat;
unsigned long gpio_pat = 0;
 
unsigned long nAddress;
unsigned long nMemSize;
/Makefile.am
33,6 → 33,7
mc_ssram_CPPFLAGS = -I$(srcdir)/../../../peripheral \
-I$(srcdir)/../../../cpu/common \
-I$(srcdir)/../../../cpu/or1k \
-I$(srcdir)/../mc-common \
-I$(srcdir)/../../../port
 
mc_ssram_LDFLAGS = -T$(srcdir)/../except-mc.ld

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.