URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
Compare Revisions
- This comparison shows the changes necessary to convert path
/openrisc/trunk/orpsocv2/bench/sysc/include
- from Rev 44 to Rev 49
- ↔ Reverse comparison
Rev 44 → Rev 49
/Or1200MonitorSC.h
51,23 → 51,30
|
// Constructor |
Or1200MonitorSC (sc_core::sc_module_name name, |
OrpsocAccess *_accessor); |
OrpsocAccess *_accessor, |
int argc, |
char *argv[]); |
|
// Method to check instructions |
void checkInstruction(); |
|
// Methods to setup and output state of processor to a file |
void init_displayState(int argc,char *argv[]); |
void displayState(); |
|
// Function to calculate performance of the sim |
void perfSummary(); |
|
// Print out the command-line switches for this module's options |
void printSwitches(); |
|
// Print out the usage for each option |
void printUsage(); |
|
// The ports |
sc_in<bool> clk; |
|
private: |
|
// Function to calculate performance of the sim |
void perfSummary(); |
|
// Special NOP instructions |
static const uint32_t NOP_NOP = 0x15000000; //!< Normal nop instruction |
static const uint32_t NOP_EXIT = 0x15000001; //!< End of simulation |
/TraceSC.h
33,6 → 33,7
|
#include "Vorpsoc_top.h" |
|
|
#if VM_TRACE |
#include <SpTraceVcdC.h> |
#endif |
57,8 → 58,13
// Method to drive the trace |
void driveTrace(); |
|
// VCD dump controling vars |
int dump_start_delay, dump_stop_set; |
int dumping_now; |
sc_time dump_start,dump_stop; |
|
/* The port */ |
sc_in<bool> clk; |
//sc_in<bool> clk; |
|
private: |
|
65,6 → 71,7
//! The ORPSoC module we are tracing |
Vorpsoc_top *traceTarget; |
|
|
#if VM_TRACE |
//! The System Perl Trace file |
SpTraceVcdCFile *spTraceFile; |
/OrpsocAccess.h
55,7 → 55,9
// Accessor functions |
bool getWbFreeze (); |
uint32_t getWbInsn (); |
uint32_t getIdInsn (); |
uint32_t getWbPC (); |
uint32_t getIdPC (); |
bool getExceptFlushpipe (); |
bool getExDslot (); |
// Get a specific GPR from the register file |