OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/orpsocv2/sim
    from Rev 425 to Rev 431
    Reverse comparison

Rev 425 → Rev 431

/bin/Makefile
696,6 → 696,7
 
.PHONY: rtl-test
sim-test: clean-sim-test-sw sw-elf
$(Q)echo; echo "\t### Launching simulation ###"; echo
$(Q)$(ARCH_SIM_EXE) $(ARCH_SIM_OPTS) -f $(ARCH_SIM_CFG) $(TEST).elf > \
$(RTL_SIM_RESULTS_DIR)/$(TEST)$(TEST_OUT_FILE_SUFFIX)
 
/bin/or1ksim-orpsocv2.cfg
315,6 → 315,12
end
 
 
section pic
enabled = 1
edge_trigger = 1
end
 
 
/* UART SECTION
 
This section configures the UARTs

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.