OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/rtos/ucos-ii
    from Rev 526 to Rev 541
    Reverse comparison

Rev 526 → Rev 541

/2.91/ChangeLog-OR32
1,3 → 1,8
2011-05-17 Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
* ucos-port/os_cpu_c.c:
(OSTaskStkInit): Use ICE and DCE from current SR instead of
default to disable.
 
2011-04-20 Julius Baxter <julius@opencores.org>
* ucos-port/os_cpu_c.c:
(OSTaskStkInit): Made stack initialisation skip red zone (128 bytes).
/2.91/ucos-port/os_cpu_c.c
292,11 → 292,13
{
OS_STK *stk;
OS_STK *fp;
INT32U sr;
 
#ifdef DEBUG
printf("\nCreating Stack at %x for task %x", ptos, task);
#endif
 
sr = mfspr(SPR_SR);
opt = opt; /* 'opt' is not used, prevent warning */
stk = ptos; /* Load stack pointer */
stk -=32; /* Skip over red zone, 32 words */
337,7 → 339,9
*stk-- = (INT32U)4; /* r04 = 0 */
*stk-- = (OS_STK)(pdata); /* r03 = arg0 */
*stk-- = (OS_STK)fp; /* r02 = frame pointer */
*stk-- = (INT32U)(SPR_SR_IEE | SPR_SR_TEE | SPR_SR_SM); /* status word */
/* supervision register */
*stk-- = (INT32U)(SPR_SR_IEE | SPR_SR_TEE | SPR_SR_SM |
(sr & (SPR_SR_ICE | SPR_SR_DCE)));
*stk = (OS_STK)(task); /* program counter */
 
return ((OS_STK *)stk); /* sp gets saved in TCB */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.