OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk
    from Rev 372 to Rev 373
    Reverse comparison

Rev 372 → Rev 373

/orpsocv2/rtl/verilog/include/uart_defines.v
240,8 → 240,11
`define FAST_TEST 1 // 64/1024 packets are sent
 
// Defines hard baud prescaler register - uncomment to enable
//`define PRESCALER_PRESET_HARD
`define PRESCALER_PRESET_HARD
// 115200 baud preset values
// 20MHz: prescaler 10.8 (11, rounded up)
//`define PRESCALER_HIGH_PRESET 8'd0
//`define PRESCALER_LOW_PRESET 8'd11
// 50MHz: prescaler 27.1
`define PRESCALER_HIGH_PRESET 8'd0
`define PRESCALER_LOW_PRESET 8'd11
`define PRESCALER_LOW_PRESET 8'd27
/orpsocv2/sw/include/board.h
12,6 → 12,8
#define UART0_IRQ 2
#define UART0_BAUD_RATE 115200
 
#define SPI0_BASE 0xb0000000
 
//
// OR1200 tick timer period define
//
/orpsocv2/sw/or1200/or1200-mmu.c
91,10 → 91,10
#define DO_DMMU_TESTS 1
 
// Symbols defined in linker script
extern unsigned long endtext;
extern unsigned long stext;
extern unsigned long edata;
extern unsigned long stack;
extern unsigned long _endtext;
extern unsigned long _stext;
extern unsigned long _edata;
extern unsigned long _stack;
 
unsigned long start_text_addr;
unsigned long end_text_addr;
292,7 → 292,7
printf("dtlb miss ea = %.8lx set = %d way = %d\n", ea, set, way);
 
// Anything under the stack belongs to the program, direct tranlsate it
if (ea < (unsigned long)&stack){
if (ea < (unsigned long)&_stack){
/* If this is acces to data of this program set one to one translation */
mtspr (SPR_DTLBMR_BASE(way) + set, (ea & SPR_DTLBMR_VPN) | SPR_DTLBMR_V);
mtspr (SPR_DTLBTR_BASE(way) + set, (ea & SPR_DTLBTR_PPN) | DTLB_PR_NOLIMIT);
1424,9 → 1424,9
{
int i, j;
 
start_text_addr = (unsigned long*)&stext;
end_text_addr = (unsigned long*)&endtext;
end_data_addr = (unsigned long*)&stack;
start_text_addr = (unsigned long*)&_stext;
end_text_addr = (unsigned long*)&_endtext;
end_data_addr = (unsigned long*)&_stack;
 
 
#ifndef TLB_BOTTOM_TEST_PAGE_HARDSET
/orpsocv2/sw/or1200asm/or1200asm-except.S
658,7 → 658,7
// Check the DMMU is the in the design, otherwise don't compile in this
// test.
#ifndef OR1200_NO_DMMU
.extern _lo_dmmu_en
.extern lo_dmmu_en
_dmmu_except1:
/* Call DMMU invalidate function */
l.movhi r4, hi(_dmmu_invalidate)
679,8 → 679,8
l.nop
/* Now enable DMMU */
l.movhi r4, hi(_lo_dmmu_en)
l.ori r4, r4, lo(_lo_dmmu_en)
l.movhi r4, hi(lo_dmmu_en)
l.ori r4, r4, lo(lo_dmmu_en)
l.jalr r4
l.nop
 
807,7 → 807,7
l.nop 2
 
l.addi r3,r0,0
l.jal _exit
l.jal exit
l.nop
 
 
/orpsocv2/sw/or1200asm/or1200asm-tick.S
152,7 → 152,7
l.addi r3,r0,0xeeee
l.nop 2
l.addi r3,r0,1
l.jal _exit
l.jal exit
l.nop
1:
l.j 1b
491,7 → 491,7
l.nop 2
l.addi r3,r0,0
 
l.jal _exit
l.jal exit
l.nop
_ok:
l.j _ok
/orpsocv2/sw/support/or1200-mmu.S
1,8 → 1,8
#include "spr-defs.h"
 
/* MMU enable functions */
.global _lo_dmmu_en
_lo_dmmu_en:
.global lo_dmmu_en
lo_dmmu_en:
l.mfspr r3,r0,SPR_SR
l.ori r3,r3,SPR_SR_DME
l.mtspr r0,r3,SPR_ESR_BASE
10,8 → 10,8
l.rfe
l.nop
 
.global _lo_immu_en
_lo_immu_en:
.global lo_immu_en
lo_immu_en:
l.mfspr r3,r0,SPR_SR
l.ori r3,r3,SPR_SR_IME
l.mtspr r0,r3,SPR_ESR_BASE
/orpsocv2/sw/support/crt0.S
70,12 → 70,12
#define TIMER_RELOAD_VALUE (SPR_TTMR_IE | SPR_TTMR_RT | ((IN_CLK/TICKS_PER_SEC) & SPR_TTMR_PERIOD))
//UNHANDLED_EXCEPTION
/* Simply load timer_ticks variable and increment */
.extern _timer_ticks
.extern timer_ticks
l.addi r1, r1, -8
l.sw 0(r1), r25
l.sw 4(r1), r26
l.movhi r25, hi(_timer_ticks)
l.ori r25, r25, lo(_timer_ticks)
l.movhi r25, hi(timer_ticks)
l.ori r25, r25, lo(timer_ticks)
l.lwz r26, 0(r25) /* Load variable addr.*/
l.addi r26, r26, 1 /* Increment variable */
l.sw 0(r25), r26 /* Store variable */
314,12 → 314,12
/* Jump to main program entry point (argc = argv = 0) */
CLEAR_GPR(r3)
CLEAR_GPR(r4)
l.jal _main
l.jal main
l.nop
/* If program exits, call exit routine */
l.addi r3, r11, 0
l.jal _exit
l.jal exit
l.nop
 
 
356,7 → 356,7
l.sw 0x74(r1), r31
l.sw 0x78(r1), r32
l.jal _default_exception_handler_c
l.jal default_exception_handler_c
l.nop
l.lwz r2, 0x00(r1)
/orpsocv2/sw/support/Makefile
3,7 → 3,7
all: $(DESIGN_NAME)_support.a
 
SUPPORT_MODULES=exceptions int or32-utils \
uart printf or1200-mmu
uart printf or1200-mmu simple-spi
 
SUPPORT_OBJS=$(shell for mod in $(SUPPORT_MODULES); do echo "$$mod".o; done)
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.