OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk
    from Rev 500 to Rev 501
    Reverse comparison

Rev 500 → Rev 501

/orpsocv2/rtl/verilog/include/or1200_defines.v
398,7 → 398,7
// Uncomment to use a serial divider, otherwise will
// be a generic parallel implementation.
//
//`define OR1200_DIV_SERIAL
`define OR1200_DIV_SERIAL
 
//
// Implement HW Single Precision FPU
/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v
259,7 → 259,7
mul_free <= 1'b1;
end
 
assign mul_stall = (|serial_mul_cnt);
assign mul_stall = (|serial_mul_cnt) | (alu_op_mul & !ex_freeze_r);
`else
411,11 → 411,10
div_free <= 1'b0;
end
else if (div_free | !ex_freeze) begin
//div_quot_r <= div_quot[63:0];
div_free <= 1'b1;
end
 
assign div_stall = (|div_cntr);
assign div_stall = (|div_cntr) | (!ex_freeze_r & alu_op_div);
 
 
`else // !`ifdef OR1200_DIV_SERIAL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.