OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /or1k/tags/stable/mp3/sim/run
    from Rev 392 to Rev 1765
    Reverse comparison

Rev 392 → Rev 1765

/run_sim
0,0 → 1,24
#!/bin/csh -f
 
ncprep -f ../bin/nc.scr
#debussy -f ../bin/nc.scr
#nLint -f ../bin/nc.scr
#verilog -f ../bin/nc.scr
# mv ncverilog.log ../log/ncverilog.log
 
ncvlog -f ncvlog.args
if ($status != 0) then
exit
endif
 
# Run the NC-Verilog elaborator (build the design hierarchy)
ncelab -f ncelab.args
if ($status != 0) then
exit
endif
 
# Run the NC-Verilog simulator (simulate the design)
ncsim -f ncsim.args && \
mv flash.log ../log && \
mv executed.log ../log && \
mv sram.log ../log
run_sim Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.