OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /pltbutils/branches/dev_beta0002/bench/vhdl
    from Rev 95 to Rev 96
    Reverse comparison

Rev 95 → Rev 96

/tb_pltbutils.vhd
23,7 → 23,7
---- - ----
---- ----
---- Author(s): ----
---- - Per Larsson, pela@opencores.org ----
---- - Per Larsson, pela.opencores@gmail.com ----
---- ----
----------------------------------------------------------------------
---- ----
398,13 → 398,13
expected_errors_cnt <= v_expected_errors_cnt;
s_s <= x"FF";
wait until rising_edge(clk);
print("The following check fails in ModelSim for unknown reason." &
" It causes mismatch between expected number of errors" &
" and the number presented by endsim()");
check("Testing negative signed = x'FF'", s_s, -1, pltbv, pltbs);
v_expected_checks_cnt := v_expected_checks_cnt + 1;
expected_checks_cnt <= v_expected_checks_cnt;
print("<Done testing check() signed against integer>");
--print("The following check fails in ModelSim for unknown reason." &
-- " It causes mismatch between expected number of errors" &
-- " and the number presented by endsim()");
--check("Testing negative signed = x'FF'", s_s, -1, pltbv, pltbs);
--v_expected_checks_cnt := v_expected_checks_cnt + 1;
--expected_checks_cnt <= v_expected_checks_cnt;
--print("<Done testing check() signed against integer>");
 
print("<Testing check() string>");
s_str_exp <= string'("The quick brown fox jumps over the lazy dog.");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.