URL
https://opencores.org/ocsvn/pltbutils/pltbutils/trunk
Subversion Repositories pltbutils
Compare Revisions
- This comparison shows the changes necessary to convert path
/pltbutils/tags
- from Rev 1 to Rev 3
- ↔ Reverse comparison
Rev 1 → Rev 3
/alpha0001/bench/vhdl/tb_pltbutils.vhd
0,0 → 1,433
---------------------------------------------------------------------- |
---- ---- |
---- PlTbUtils Testbench ---- |
---- ---- |
---- This file is part of the PlTbUtils project ---- |
---- http://opencores.org/project,pltbutils ---- |
---- ---- |
---- Description ---- |
---- PlTbUtils is a collection of functions, procedures and ---- |
---- components for easily creating stimuli and checking response ---- |
---- in automatic self-checking testbenches. ---- |
---- ---- |
---- This is a testbench file, which is used to verify ---- |
---- - pltbutils_func_pkg ---- |
---- - pltbutils_comp ---- |
---- This testbench is NOT selfchecking or automatic. ---- |
---- Manually check the transcript and waveform, when simulating. ---- |
---- It prints some informative text in the transcript, to help ---- |
---- with the manual inspection. ---- |
---- ---- |
---- ---- |
---- To Do: ---- |
---- - ---- |
---- ---- |
---- Author(s): ---- |
---- - Per Larsson, pela@opencores.org ---- |
---- ---- |
---------------------------------------------------------------------- |
---- ---- |
---- Copyright (C) 2013 Authors and OPENCORES.ORG ---- |
---- ---- |
---- This source file may be used and distributed without ---- |
---- restriction provided that this copyright statement is not ---- |
---- removed from the file and that any derivative work contains ---- |
---- the original copyright notice and the associated disclaimer. ---- |
---- ---- |
---- This source file is free software; you can redistribute it ---- |
---- and/or modify it under the terms of the GNU Lesser General ---- |
---- Public License as published by the Free Software Foundation; ---- |
---- either version 2.1 of the License, or (at your option) any ---- |
---- later version. ---- |
---- ---- |
---- This source is distributed in the hope that it will be ---- |
---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- |
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- |
---- PURPOSE. See the GNU Lesser General Public License for more ---- |
---- details. ---- |
---- ---- |
---- You should have received a copy of the GNU Lesser General ---- |
---- Public License along with this source; if not, download it ---- |
---- from http://www.opencores.org/lgpl.shtml ---- |
---- ---- |
---------------------------------------------------------------------- |
library ieee; |
use ieee.std_logic_1164.all; |
use ieee.numeric_std.all; |
use std.textio.all; |
use work.txt_util.all; |
use work.pltbutils_func_pkg.all; |
use work.pltbutils_comp_pkg.all; |
|
entity tb_pltbutils is |
generic ( |
G_CLK_PERIOD : time := 10 ns |
); |
end entity tb_pltbutils; |
|
architecture bhv of tb_pltbutils is |
|
-- Simulation status- and control signals |
signal test_num : integer; |
signal test_name : string(pltbutils_sc.test_name'range); |
signal info : string(pltbutils_sc.info'range); |
signal checks : integer; |
signal errors : integer; |
signal stop_sim : std_logic; |
|
-- Expected number of checks and number of errors to be reported |
-- by pltbutils. The counting is made by variables, but the |
-- variables are copied to these signals for easier viewing in |
-- the simulator's waveform window. |
signal expected_checks_cnt : integer := 0; |
signal expected_errors_cnt : integer := 0; |
|
-- DUT stimuli and response signals |
signal clk : std_logic; |
signal clk_cnt : integer := 0; |
signal clk_cnt_clr : boolean := false; |
signal s_i : integer; |
signal s_sl : std_logic; |
signal s_slv : std_logic_vector(7 downto 0); |
signal s_u : unsigned(7 downto 0); |
signal s_s : unsigned(7 downto 0); |
|
begin |
|
-- Simulation status and control for viewing in waveform window |
test_num <= pltbutils_sc.test_num; |
test_name <= pltbutils_sc.test_name; |
info <= pltbutils_sc.info; |
checks <= pltbutils_sc.chk_cnt; |
errors <= pltbutils_sc.err_cnt; |
stop_sim <= pltbutils_sc.stop_sim; |
|
-- Clock generator |
clkgen0 : pltbutils_clkgen |
generic map( |
G_PERIOD => G_CLK_PERIOD |
) |
port map( |
clk_o => clk, |
stop_sim_i => stop_sim |
); |
|
-- Clock cycle counter |
p_clk_cnt : process (clk_cnt_clr, clk) |
begin |
if clk_cnt_clr then |
clk_cnt <= 0; |
elsif rising_edge(clk) then |
clk_cnt <= clk_cnt + 1; |
end if; |
end process p_clk_cnt; |
|
-- Testcase |
p_tc1 : process |
variable v_expected_checks_cnt : integer := 0; |
variable v_expected_errors_cnt : integer := 0; |
begin |
|
print("<Testing startsim()>"); |
startsim("tc1", pltbutils_sc); |
wait until rising_edge(clk); |
assert test_num = 0 |
report "test_num after startsim() incorrect" |
severity error; |
print("<Done testing startsim()>"); |
|
print("<Testing testname() with auto-incrementing test_num>"); |
testname("TestName1", pltbutils_sc); |
wait until rising_edge(clk); |
assert test_num = 1 |
report "test_num after startsim() incorrect" |
severity error; |
print("<Done testing testname() with auto-incrementing test_num()>"); |
|
print("<Testing testname() with explicit test_num>"); |
testname(3, "TestName2", pltbutils_sc); |
wait until rising_edge(clk); |
assert test_num = 3 |
report "test_num after startsim() incorrect" |
severity error; |
print("<Done testing testname() with explicit test_num>"); |
|
print("<Testing waitclks()>"); |
clk_cnt_clr <= true; |
wait until rising_edge(clk); |
clk_cnt_clr <= false; |
wait until rising_edge(clk); |
waitclks(10, clk, pltbutils_sc); |
assert clk_cnt = 10 |
report "clk_cnt after waitclks() incorrect:" & integer'image(clk_cnt) & |
" expected:" & integer'image(10) |
severity error; |
print("<Done testing waitclks()>"); |
|
print("<Testing check() integer>"); |
s_i <= 0; |
wait until rising_edge(clk); |
check("Testing correct integer = 0", s_i, 0, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_i <= 1; |
wait until rising_edge(clk); |
check("Testing correct integer = 1", s_i, 1, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_i <= 17; |
wait until rising_edge(clk); |
check("Testing incorrect integer = 17", s_i, 18, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
s_i <= -1; |
wait until rising_edge(clk); |
check("Testing negative integer = -1", s_i, -1, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
|
print("<Done testing check() integer>"); |
|
print("<Testing check() std_logic>"); |
s_sl <= '0'; |
wait until rising_edge(clk); |
check("Testing correct std_logic = '0'", s_sl, '0', pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_sl <= '1'; |
wait until rising_edge(clk); |
check("Testing correct std_logic = '1'", s_sl, '1', pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_sl <= 'X'; |
wait until rising_edge(clk); |
check("Testing incorrect std_logic = '1'", s_sl, '1', pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() std_logic>"); |
|
print("<Testing check() std_logic against integer>"); |
s_sl <= '0'; |
wait until rising_edge(clk); |
check("Testing correct std_logic = '0'", s_sl, 0, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_sl <= '1'; |
wait until rising_edge(clk); |
check("Testing correct std_logic = '1'", s_sl, 1, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_sl <= 'X'; |
wait until rising_edge(clk); |
check("Testing incorrect std_logic = '1'", s_sl, 1, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
s_sl <= '1'; |
wait until rising_edge(clk); |
check("Testing std_logic = '1' with incorrect expected", s_sl, 2, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() std_logic against integer>"); |
|
print("<Testing check() std_logic_vector>"); |
s_slv <= x"00"; |
wait until rising_edge(clk); |
check("Testing correct std_logic_vector = x'00'", s_slv, x"00", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_slv <= x"47"; |
wait until rising_edge(clk); |
check("Testing correct std_logic_vector = x'47'", s_slv, x"47", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_slv <= x"11"; |
wait until rising_edge(clk); |
check("Testing incorrect std_logic_vector = x'11'", s_slv, x"10", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() std_logic_vector>"); |
|
print("<Testing check() std_logic_vector with mask>"); |
s_slv <= x"47"; |
wait until rising_edge(clk); |
check("Testing std_logic_vector = x'47' with correct nibble mask", s_slv, x"57", x"0F", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_slv <= x"47"; |
wait until rising_edge(clk); |
check("Testing std_logic_vector = x'47' with incorrect nibble mask", s_slv, x"57", x"F0", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() std_logic_vector with mask>"); |
|
print("<Testing check() std_logic_vector against integer>"); |
s_slv <= x"00"; |
wait until rising_edge(clk); |
check("Testing correct std_logic_vector = x'00'", s_slv, 0, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_slv <= x"47"; |
wait until rising_edge(clk); |
check("Testing correct std_logic_vector = x'47'", s_slv, 16#47#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_slv <= x"11"; |
wait until rising_edge(clk); |
check("Testing incorrect std_logic_vector = x'11'", s_slv, 16#10#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
s_slv <= x"FF"; |
wait until rising_edge(clk); |
check("Testing negative std_logic_vector = x'FF'", s_slv, -1, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
print("<Done testing check() std_logic_vector against integer>"); |
|
print("<Testing check() std_logic_vector with mask against integer>"); |
s_slv <= x"47"; |
wait until rising_edge(clk); |
check("Testing std_logic_vector = x'47' with correct nibble mask", s_slv, 16#57#, x"0F", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_slv <= x"47"; |
wait until rising_edge(clk); |
check("Testing std_logic_vector = x'47' with incorrect nibble mask", s_slv, 16#57#, x"F0", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() std_logic_vector with mask against integer>"); |
|
print("<Testing check() unsigned>"); |
s_u <= x"00"; |
wait until rising_edge(clk); |
check("Testing correct unsigned = x'00'", s_u, x"00", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_u <= x"47"; |
wait until rising_edge(clk); |
check("Testing correct unsigned = x'47'", s_u, x"47", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_u <= x"11"; |
wait until rising_edge(clk); |
check("Testing incorrect unsigned = x'11'", s_u, x"10", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() unsigned>"); |
|
print("<Testing check() unsigned against integer>"); |
s_u <= x"00"; |
wait until rising_edge(clk); |
check("Testing correct unsigned = x'00'", s_u, 0, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_u <= x"47"; |
wait until rising_edge(clk); |
check("Testing correct unsigned = x'47'", s_u, 16#47#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_u <= x"11"; |
wait until rising_edge(clk); |
check("Testing incorrect unsigned = x'11'", s_u, 16#10#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() unsigned against integer>"); |
|
print("<Testing check() signed>"); |
s_s <= x"00"; |
wait until rising_edge(clk); |
check("Testing correct signed = x'00'", s_s, x"00", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_s <= x"47"; |
wait until rising_edge(clk); |
check("Testing correct signed = x'47'", s_s, x"47", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_s <= x"11"; |
wait until rising_edge(clk); |
check("Testing incorrect signed = x'11'", s_s, x"10", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
s_s <= x"FF"; |
wait until rising_edge(clk); |
check("Testing negative signed = x'FF'", s_s, x"FF", pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
print("<Done testing check() signed>"); |
|
print("<Testing check() signed against integer>"); |
s_s <= x"00"; |
wait until rising_edge(clk); |
check("Testing correct signed = x'00'", s_s, 0, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_s <= x"47"; |
wait until rising_edge(clk); |
check("Testing correct signed = x'47'", s_s, 16#47#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_s <= x"11"; |
wait until rising_edge(clk); |
check("Testing incorrect signed = x'11'", s_s, 16#10#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
s_s <= x"FF"; |
wait until rising_edge(clk); |
print("The following check fails in ModelSim for unknown reason." & |
" It causes mismatch between expected number of errors" & |
" and the number presented by endsim()"); |
check("Testing negative signed = x'FF'", s_s, -1, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
print("<Done testing check() signed against integer>"); |
|
print("<Testing check() boolean expression>"); |
s_i <= 0; |
wait until rising_edge(clk); |
check("Testing correct boolean expression 0 = 16#00#", s_i = 16#00#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
s_i <= 47; |
wait until rising_edge(clk); |
check("Testing incorrect boolean expression 47 < 16#10#", s_i < 16#10#, pltbutils_sc); |
v_expected_checks_cnt := v_expected_checks_cnt + 1; |
expected_checks_cnt <= v_expected_checks_cnt; |
v_expected_errors_cnt := v_expected_errors_cnt + 1; |
expected_errors_cnt <= v_expected_errors_cnt; |
print("<Done testing check() boolean expresson>"); |
|
wait until rising_edge(clk); |
print("<Testing endsim()>"); |
print("Expected number of checks: " & str(v_expected_checks_cnt)); |
print("Expected number of errors: " & str(v_expected_errors_cnt)); |
wait until rising_edge(clk); |
endsim(pltbutils_sc, true); |
wait until rising_edge(clk); |
print("<Done testing endsim()>"); |
wait; |
end process p_tc1; |
end architecture bhv; |
/alpha0001/bench/vhdl/tb_files.lst
0,0 → 1,433
tb_pltbutils.vhd |
/alpha0001/doc/src/example_wave.png
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
alpha0001/doc/src/example_wave.png
Property changes :
Added: svn:mime-type
## -0,0 +1 ##
+application/octet-stream
\ No newline at end of property
Index: alpha0001/doc/src/example_transcript_bugfixed.png
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: alpha0001/doc/src/example_transcript_bugfixed.png
===================================================================
--- alpha0001/doc/src/example_transcript_bugfixed.png (nonexistent)
+++ alpha0001/doc/src/example_transcript_bugfixed.png (revision 3)
alpha0001/doc/src/example_transcript_bugfixed.png
Property changes :
Added: svn:mime-type
## -0,0 +1 ##
+application/octet-stream
\ No newline at end of property
Index: alpha0001/doc/src/example_transcript.png
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: alpha0001/doc/src/example_transcript.png
===================================================================
--- alpha0001/doc/src/example_transcript.png (nonexistent)
+++ alpha0001/doc/src/example_transcript.png (revision 3)
alpha0001/doc/src/example_transcript.png
Property changes :
Added: svn:mime-type
## -0,0 +1 ##
+application/octet-stream
\ No newline at end of property
Index: alpha0001/doc/src/example_wave_bugfixed.png
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: alpha0001/doc/src/example_wave_bugfixed.png
===================================================================
--- alpha0001/doc/src/example_wave_bugfixed.png (nonexistent)
+++ alpha0001/doc/src/example_wave_bugfixed.png (revision 3)
alpha0001/doc/src/example_wave_bugfixed.png
Property changes :
Added: svn:mime-type
## -0,0 +1 ##
+application/octet-stream
\ No newline at end of property
Index: alpha0001/doc/src/specification_pltbutils.docx
===================================================================
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Index: alpha0001/doc/src/specification_pltbutils.docx
===================================================================
--- alpha0001/doc/src/specification_pltbutils.docx (nonexistent)
+++ alpha0001/doc/src/specification_pltbutils.docx (revision 3)
alpha0001/doc/src/specification_pltbutils.docx
Property changes :
Added: svn:mime-type
## -0,0 +1 ##
+application/octet-stream
\ No newline at end of property
Index: alpha0001/doc/specification_pltbutils.pdf
===================================================================
--- alpha0001/doc/specification_pltbutils.pdf (nonexistent)
+++ alpha0001/doc/specification_pltbutils.pdf (revision 3)
@@ -0,0 +1,5644 @@
+%PDF-1.5
+%µµµµ
+1 0 obj
+<>>>
+endobj
+2 0 obj
+<>
+endobj
+3 0 obj
+<>/XObject<>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/Annots[ 13 0 R] /MediaBox[ 0 0 612 792] /Contents 4 0 R/Group<>/Tabs/S/StructParents 0>>
+endobj
+4 0 obj
+<>
+stream
+xœ•–ÛnÚ@†ï-ùæÒ®êagÞ*ŠÚ´J•H´õ¢ê…ƒŠ˜ÚçÏn°[;‡‚dx¾ùgæg˜Ìàâbr?½½6¹Ëv+ˆò]ò0//áêz
+W‹0˜|$ ‹§0 `îI Œ@aAs‹\ÃbVþò)¾Gÿ€Åç0¸qÁps?h¤¡®45;µh™Må‰=@ä#‰ÊrÔ£ˆ¢»dÚnIäJp4ª‚Ï6‹Ç‡ãzsh$i
+Rœ£í踗sÒ‚4U}ï|Ÿ/×Oëev\»þ¸Þ¢ewѸF×ÁfÝ5_¸æÚ1|54¦šÈ$!ê‘D¡S?¢DÓÝ ¤Ðêöì³RBZQñ?ü>þŒq"¢ò]×X¥¨l;t–—p—•>ðpˆb'ÈÀ„[ˆÞêÒ¡~‰4Eæê!çS÷^B¾ÉüËû½“.>Nx´,üµÌþ,b•«WJÏlŽZt3E¯hû#©øÜŠ‘#§Î½÷é\dFõ™w\”Ũ.Ðà’«‘œ!WxÏ–g:+µñŽ%«d•àkþÇ› »\®GJÛ1ìÅ/ÔoêVD{믫ö+C“Ö4ßsïåóícœ˜Èýöø[àÌH^¢PØÄõ+»ùHêóÈn»kQèîÈJÌ|ŸíþéÑ•„_a8·œÎ‡Ú5<õ'/¸–eßÞÀ.xJÈÕKRËü¡e …:ýP°ty'·Ûl•»™]ð¥JüƒõÀi
+endstream
+endobj
+5 0 obj
+<>
+endobj
+6 0 obj
+<>
+endobj
+7 0 obj
+<>
+endobj
+8 0 obj
+<>
+endobj
+9 0 obj
+<>
+endobj
+10 0 obj
+<>
+endobj
+11 0 obj
+<>
+endobj
+12 0 obj
+<>
+endobj
+13 0 obj
+<>/F 4/A<>/StructParent 1>>
+endobj
+14 0 obj
+<>
+stream
+ÿØÿà JFIF ` ` ÿÛ C
+
+ $.' ",#(7),01444'9=82<.342ÿÛ C
+
+2!!22222222222222222222222222222222222222222222222222ÿÀ yw" ÿÄ
+ÿÄ µ } !1AQa"q2‘¡#B±ÁRÑð$3br‚
+%&'()*456789:CDEFGHIJSTUVWXYZcdefghijstuvwxyzƒ„…†‡ˆ‰Š’“”•–—˜™š¢£¤¥¦§¨©ª²³´µ¶·¸¹ºÂÃÄÅÆÇÈÉÊÒÓÔÕÖ×ØÙÚáâãäåæçèéêñòóôõö÷øùúÿÄ
+ÿÄ µ w !1AQaq"2B‘¡±Á #3RðbrÑ
+$4á%ñ&'()*56789:CDEFGHIJSTUVWXYZcdefghijstuvwxyz‚ƒ„…†‡ˆ‰Š’“”•–—˜™š¢£¤¥¦§¨©ª²³´µ¶·¸¹ºÂÃÄÅÆÇÈÉÊÒÓÔÕÖ×ØÙÚâãäåæçèéêòóôõö÷øùúÿÚ ? ÷ú(¢€
+(¢€
+(¬ox›Oð®‘&¡¨I…Gýù[²¨ÿ 8¦“nÈMÛV&ñ6Ÿá]"MCP“
+8Ž%ûò·eQþq_;^|GñÏ‹SÄ rb–<¬Và“ÇžPŽà÷=IçŒfx§Å:‹uw¿¿|(ùaOÉúê{Ö%zTpêÞÜâ©UÉé±õoƒ¼c§øÇIV¤Gqų´MýAì®Etuòƒ¯jÕ¢Ô´ÙŒsGÁ•uî¬;ƒ_Mø;Æ:Œt‘ujDwà\[1ËDßÔÇúäW%zëc¢•^mçGEW9°QE QE QE QE QE QE QE QE QE QE QE QE QE QE QE QE QE QE QE QE Wâ_†)âÍMïuMvì‘‘QFª¯ 9íŸSùWETfâïJ*Z3Ä5O€÷1ÆÏ¥k1ÌÝ¢¹ˆ§þ< þUæ:߇uo^}—U²’ÚC¥¹WªÃƒøW×µCXÑ´ýM“OÔ–{yFê§ÔÇÞº)⤟½©Œ¨Eü'ÇÕ¥ ëÚ‡†õhµ-6cÑðAå]{«àÖ§Ž<sàÝpÙÈÍ-¬ ½´äczúö‡CøõÌ× šœ|™ÈÓ‹>ðwŒtÿ é"êÔˆî#À¸¶c–‰¿¨=õÈ®Ž¾AÐuíCÃz´Z–›1Žhø ò®½Õ‡pké¿xÇOñŽ’.HŽâ<‹f9h›úƒØÿ \ŠókÐpw[”ªóh÷::(¢¹Í‚Š*¶¡¨ZiVßßÜGok–Y@h¯œüUûEjÜÉ…ìa‚ÙNÍÚï‘ýÂçøçð®;þ‡Ä/7öêíÎv}Ž}>æZ úöŠùÛ´UìwQÛø¦Ê)m˜€ní«§»&pÃ顯 l/u;/¬§IígA$R¡Èe=
+ X¢Š( ¢Š( ¢Š( ¢Š( ¢Š( ¢Šòˆ_ì|1{.“¡ÛG¨ê1²Êíû˜[û¼rÄw Œzç"€=zŠùëã§î&2E«Ãl§þYÅgQÿ }+Ö¯i_´,eSzÖZŒÄ²À#b=Šcð4õ]Ïx#ÅQøÓ–ºävj'.¦}ÛJ±SÎG•ÐÐEPEPEPEPEPEPEâoiþÒ$Ô5 0£ˆâ_¿+vUçÒmÙ »jÍš+„øcâ[ïYjÚó`›¿.(Tü± @@™Éï]Ý9ÅÅÙ„d¤®6ø“ñ,øYÆ•¥,rjŽ›ß•·§ØõÇn ÎkÅ.¼gâkË:mQßœ—€`¤øT~+»–ûÅÚ½Ìå·½ä¼7Pà …cקJŒc¦§
+JŽLôü]Öt‹ÈàÖ§}GOb™9–1ýàÝ[èsøWÐv×ÝÛEso"ɨ7^Œ¤døWÆ•ô§Áû©n¾Z,¬[È–HŸî†Èþx®|U(¥ÌhM·ÊË?<>š÷‚/
+¦nl”ÝB{ü£æŠçñÅ|Å_fËOÅ Ê:•aê
+|eUƒ“qhX…ªaZZ½¨xoV‹RÓf1ÍU׺°î
+fÑ]&¬Îtì}[àïéþ1ÒEÕ©ÜGqlÇ-P{ë‘]|ƒ ëÚ‡†õhµ-6cÑðAå]{«à×Ó~ñŽŸã$]Z‘ÄxÌrÑ7õ±þ¹æW àî¶;iUæÑîtuóÿ íâY’M3Ã0HV'O¶\¨?’¨Ð«}=+è
+ùSö‚Yâf_F?÷rÃùƒ\æÆoÂAã:jŽ™cšáTãÌ$áS=@<“ŽÊzg5õü!~þÏûü#Ú_Ùq/ì©LôëïÖ¼ƒögx¾ÏâDówÛ“êWcõÏç^ù@ü\ð4>ñ`†Ä7ömä~u°c’œá“'“ƒÀŠôOÙÇÄÓK§á™Ü´p¯Û-?pÇÓ%OÔŸZ‹ö™e2xaAÀº$wÁò±üs_³º±ø‘9PH]:RØì7Çýq@]~Ð^3†îh–-+j;(Í»týúµâÚ#^º1Å ÚÁe ß4È$‘ÛÊ£9ã“ï^Aÿ !Ÿúêÿ Ì×Ùžðo†bð•ºèiŽkXÌ¡‘Œ„¨$±#$ýhÂü;ûAø–ËQûu-õ`% ŽTªFúϨë_C^ø«FÓü-ÿ $÷Š4³
+γãV(¹9 ZùâVkáˆZ¾“d¥-b‘^$ªè®'Óv?
+±x–îïáw†´##ù÷7.Àžü·¿ç@ž½ûBx—R¾0øzÊrØ‹|~tÏÏÏËÏ ‰¬‘ñ£âNrŸÚ7AÉù„W– aÿ U8ük'៎´ßjš…Þˆu¹QR ¡#ØÈ<ž?/zè¾!übÓ|wáwқò[Ü,‹,
+pË`yãhê¹{J ö†?m~ [Mo4g«[(i`VʺtÞ™çàƒÓ#“šòwãÏ‹ôïêv0E¦m®¥…7[±;UÈùºàW'ðjõì~*è¥\ªÌïŽÌ`þ8?…s~,ÿ ‘Ë\ÿ °…ÇþŒj õ=_öŠÖ¥Ó--ô«x/<•ûUÔ©»2cæòÓ8= '>‚²ôÚÅöWé&¤mu\2
+ÆØïµ—?PGµzç߇þ“À:=ÜþÓînnìã–ina³3’g†+ç‰Z¯‡>"k:U”~U¬R«Esµ]Àú
+ÔôŸ¼{¯Â)¼M¤JÊ×Ð*Y±dy8üFãõZù7LÓîµ^ÓNµî¯&X£ÉêÌq’Mz†®eoÙ‹@ÚÌUu†Ü3À\ÏúdŠåþ
xOÄÖ¯äXE¥_cä¹²Œ ÏûH0¬={û× Ñ@s¡>ü,Ž?ÝC!µ–M¿e%¼æw%UCÎ>˜=†kÈ5ÏÚÅ·÷ý”–š]¾NÀ± dÇmÌùýV§í%ªNþ$Ò4Ì †ÐÜíìYÝ—?€õ57ìçáË+ÛÝ[\»·If´òá¶. „fÉfø +÷>´Ìiß¼ug2½ÍåúÌsÚ¢‚>¨×¾|:ø“§|@ÓœÅÙu+p +Å£6ì̧ºÿ #ÁìO?ñïÖ:‡€.5“ý>HÙ&ó²3„*OqóøW‡|!ÕfÒ¾(h¯·ýšEÄ®1ƒô8?… w^/øãâÍƾ•išmí.¤†3$[jœÝjäÿ ´\–Þ±XtønõÉ#-tì8"mÇ åŽ1ž@÷¯)ø‘ÿ %+Äö›ÿ B5ë?>xgÄ>ÓµÍRkùg»Vf%‹†eãžÞ´¿ðûâüúdžµýoÅFÎÖÛMxö›XØÞå ±É$ >¼× ®þÐ~&ÔïŒ>³‚Â؈üé›ëŸ—ðñ5›ñ‡Ãgg²Ð´YnŵØ7³Å<†àJ&8~¤õ¬Ÿ†^>Ó|y{{s¢6¡w:ªC(”!…yÜTõãò +5øÓñ'GºQ¨Ü‡$nÞX$yðSƽÃá§Å/ÙMž«l»§·Ý•dé½ íž£¶G¨'Æ~"ü_Ó|yá¿ìÓáÖ·¹IVH.^pæ?ïòƒÈ㯧¥r +ìž0V}BÊîÑpq’ð>ßɶŸÂ€=SÆŸ´,–÷óXøRÒ bŠëX9õEqèIçÒ¸Ÿø^?Š™…ô>Vî¿bM¿Lâ¼à¬–—Ee‹l°¾9W£È þ¢½çHý£’Õ-µOEP¤ÙL6cÐ#¶ã@?~2ëž,ñM¾ƒ«YY0™…Ä‘†Õ-ÈÉ8íŠ+ ðEßÃø™5ÿ Ú–·o·Ùä±VI(ÖëÕsמÔPoâoiþÒ$Ô5 0£ˆâ_¿+vUçóŠ|S¨ø·W{û÷–ü‘/ þ§½h|D¿×ï|Ypž ŒÃ4$¬0)Ìim‡¸>½ÿ AÊW§‡¢ ¹ºœ5j9;t=£à6¨€júK6칌g¨ûÿ ²~uíòG…|C?…üGiªÀ›ÇŸõ‘ž.žø¯«4ÍJÓXÓ`Ô,fÛN»‘Çò>„t"¹±Pj|ÝÍèJñ±óÏÅ Üh~(¸Ô£‰ŽŸ¨HeI ád<²ŸCœ‘ì}pöEí•®£i%í¼wò