OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /s1_core/trunk/tools
    from Rev 110 to Rev 111
    Reverse comparison

Rev 110 → Rev 111

/bin/s1_sim_run
0,0 → 1,27
#!/bin/bash
 
set -e
if ( (test $# != 1) || ((test $1 != "icarus") && (test $1 != "vcs")) ) then
echo "Usage: $0 {icarus|vcs}"
exit 1
fi
test_var S1_ROOT
 
echo -e "Running simulation using $1"
cd $S1_ROOT/run/sim/$1
ln -f -s $S1_ROOT/tests/boot/rom_harness.hex .
ln -f -s $S1_ROOT/tests/ram_harness.hex .
./testbench 2>&1 | tee sim.log
 
#if(test $1 == "icarus") then
#fi
 
#if(test $1 == "vcs") then
#fi
 
echo -e "Simulation with $1 completed!"
echo -e "To see the output:"
echo -e "less $S1_ROOT/run/sim/$1/sim.log"
echo -e "gtkwave $S1_ROOT/run/sim/$1/trace.vcd"
 
 
bin/s1_sim_run Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: bin/s1_synth =================================================================== --- bin/s1_synth (revision 110) +++ bin/s1_synth (revision 111) @@ -1,10 +1,10 @@ #!/bin/bash +set -e if ( (test $# != 1) || ((test $1 != "xst") && (test $1 != "fpga") && (test $1 != "dc")) ) then echo "Usage: $0 {xst|fpga|dc}" - exit 1; + exit 1 fi - test_var S1_ROOT echo -e "Synthesizing the design using $1"
bin/s1_synth Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: bin/s1_sim_build =================================================================== --- bin/s1_sim_build (revision 110) +++ bin/s1_sim_build (revision 111) @@ -1,10 +1,10 @@ #!/bin/bash +set -e if ( (test $# != 1) || ((test $1 != "icarus") && (test $1 != "vcs")) ) then echo "Usage: $0 {icarus|vcs}" - exit 1; + exit 1 fi - test_var S1_ROOT echo -e "Building design and testbench using $1"
bin/s1_sim_build Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.