URL
https://opencores.org/ocsvn/sdcard_mass_storage_controller/sdcard_mass_storage_controller/trunk
Subversion Repositories sdcard_mass_storage_controller
Compare Revisions
- This comparison shows the changes necessary to convert path
/sdcard_mass_storage_controller/trunk/sim/rtl_sim/log
- from Rev 131 to Rev 136
- ↔ Reverse comparison
Rev 131 → Rev 136
/eth_tb_host.log
1,2 → 1,2
================ HOST Module Testbench access log ================ |
|
================ HOST Module Testbench access log ================ |
|
/eth_tb_wb_m_mon.log
1,4 → 1,4
============= WISHBONE Master Bus Monitor error log ============= |
|
Only ERRONEOUS conditions are logged ! |
|
============= WISHBONE Master Bus Monitor error log ============= |
|
Only ERRONEOUS conditions are logged ! |
|
/sd_tb_memory.log
1,2 → 1,2
=============== MEMORY Module Testbench access log =============== |
|
=============== MEMORY Module Testbench access log =============== |
|
/eth_tb_phy.log
1,2 → 1,2
================ PHY Module Testbench access log ================ |
|
================ PHY Module Testbench access log ================ |
|
/sd_model.log
1,3 → 1,3
**Error in sequnce, CMD 2 should precede 3 in Startup state |
**Error in sequnce, CMD 2 should precede 3 in Startup state |
**Error in sequnce, ACMD 41 should precede 2 in Startup state |
**Error in sequnce, CMD 2 should precede 3 in Startup state |
**Error in sequnce, CMD 2 should precede 3 in Startup state |
**Error in sequnce, ACMD 41 should precede 2 in Startup state |
/eth_tb_wb_s_mon.log
1,4 → 1,4
============== WISHBONE Slave Bus Monitor error log ============== |
|
Only ERRONEOUS conditions are logged ! |
|
============== WISHBONE Slave Bus Monitor error log ============== |
|
Only ERRONEOUS conditions are logged ! |
|
/sdc_tb.log
1,83 → 1,80
========================== SD IP Core Testbench results =========================== |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: access_to_reg |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 2903 |
Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS ) |
*FAILED* because |
Register %h defaultvalue is not RSP ; 72 |
************************************************************************************* |
|
************************************************************************************* |
At time: 3215 |
Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS ) |
*FAILED* because |
Register %h defaultvalue is not RSP ; 28 |
************************************************************************************* |
|
************************************************************************************* |
At time: 3423 |
Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS ) |
*FAILED* because |
Register %h defaultvalue is not RSP ; 36 |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: Send CMD |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 8077 |
Test: 0: Send CMD, No Response |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: access_to_reg |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 61507 |
Test: 3.0: Init Seq, No Response |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: access_to_reg |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 208147 |
Test: 4.0: Send data |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
************************************************************************************* |
At time: 415419 |
Test: 4.0: Send data |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: Send CMD, with simulated bus error on SD_CMD line |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 443473 |
Test: Test 5 part 4: Send CMD2, 136-Bit |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
========================== SD IP Core Testbench results =========================== |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: access_to_reg |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 4359 |
Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS ) |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: Send CMD |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 8077 |
Test: 0: Send CMD, No Response |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: access_to_reg |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 61507 |
Test: 3.0: Init Seq, No Response |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: access_to_reg |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 208563 |
Test: 4.0: Send data |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
************************************************************************************* |
At time: 416251 |
Test: 4.0: Send data |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: Send CMD, With simulated bus error on SD_CMD line |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 444201 |
Test: Test 5 part 4: Send CMD2, 136-Bit |
reported *SUCCESSFULL*! |
************************************************************************************* |
|
*************************************************************************************** |
*************************************************************************************** |
Heading: access_to_reg |
*************************************************************************************** |
*************************************************************************************** |
|
************************************************************************************* |
At time: 651889 |
Test: 4.0: Send data |
reported *SUCCESSFULL*! |
************************************************************************************* |
|