OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /sdhc-sc-core
    from Rev 186 to Rev 187
    Reverse comparison

Rev 186 → Rev 187

/trunk/grpSd/unitSdData/syn/Makefile
1,6 → 1,6
# Makefile for synthesizing crcs
 
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: SdDatasyn.syn
 
/trunk/grpSd/unitTbdSd/syn/Makefile
1,6 → 1,6
# Makefile for synthesizing crcs
 
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: TbdSdsyn.syn
 
/trunk/grpSd/unitSdTop/syn/Makefile
1,6 → 1,6
# Makefile for synthesizing crcs
 
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: SdTopsyn.syn
 
/trunk/grpSd/unitSdClockMaster/sim/Makefile
1,4 → 1,4
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: SdClockMaster-unattended.sim
 
/trunk/grpCrc/unitCrc/sim/Makefile
1,6 → 1,6
# Makefile for simulating crcs
 
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: tbcrc-unattended.sim
 
/trunk/grpCrc/unitCrc/syn/Makefile
1,6 → 1,6
# Makefile for synthesizing crcs
 
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: CRCsyn.syn
 
/trunk/libaltera_mf/sim/Makefile
1,6 → 1,6
# Makefile for simulating crcs
 
include ../../../Makefile.rules
include ../../Makefile.rules
 
all: lib.sim
 
/trunk/grpSdVerification/unitSdCardModel/sim/Makefile
1,4 → 1,4
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: SDCardModel-unattended.sim
 
/trunk/grpSdVerification/unitSdVerificationTestbench/sim/Makefile
1,4 → 1,4
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: SdVerificationTestbench-unattended.sim
 
/trunk/grpRs232/unitRs232Tx/sim/Makefile
1,6 → 1,6
# Makefile for simulating wishbone slaves
 
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: Rs232Tx-unattended.sim
 
/trunk/grpStrobesClocks/unitTimeoutGenerator/sim/Makefile
1,6 → 1,6
# Makefile for simulating wishbone slaves
 
include ../../../../Makefile.rules
include ../../../Makefile.rules
 
all: tbTimeoutGenerator-unattended.sim
 
/trunk/libcycloneii/sim/Makefile
1,6 → 1,6
# Makefile for simulating crcs
 
include ../../../Makefile.rules
include ../../Makefile.rules
 
all: lib.sim
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.