OpenCores
URL https://opencores.org/ocsvn/sgmii/sgmii/trunk

Subversion Repositories sgmii

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /sgmii/trunk/src
    from Rev 19 to Rev 20
    ↔ Reverse comparison
  •

Rev 19 → Rev 20

/mAltGX/mAltLvdsPll_sim/mAltLvdsPll.vo
0,0 → 1,259
//IP Functional Simulation Model
//VERSION_BEGIN 12.0SP2 cbx_mgl 2012:10:19:19:54:28:SJ cbx_simgen 2012:10:19:19:52:08:SJ VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463
 
 
 
// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Altera Program License
// Subscription Agreement, Altera MegaCore Function License
// Agreement, or other applicable license agreement, including,
// without limitation, that your use is for the sole purpose of
// programming logic devices manufactured by Altera and sold by
// Altera or its authorized distributors. Please refer to the
// applicable agreement for further details.
 
// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).
 
 
//synopsys translate_off
 
//synthesis_resources = altera_pll 1
`timescale 1 ps / 1 ps
module mAltLvdsPll
(
locked,
outclk_0,
outclk_1,
outclk_2,
refclk,
rst) /* synthesis synthesis_clearbox=1 */;
output locked;
output outclk_0;
output outclk_1;
output outclk_2;
input refclk;
input rst;
 
wire wire_maltlvdspll_altera_pll_altera_pll_i_191_locked;
wire [2:0] wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk;
 
altera_pll maltlvdspll_altera_pll_altera_pll_i_191
(
.fbclk(1'b0),
.locked(wire_maltlvdspll_altera_pll_altera_pll_i_191_locked),
.outclk(wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk),
.refclk(refclk),
.rst(rst));
defparam
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en0 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en1 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en10 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en11 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en12 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en13 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en14 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en15 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en16 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en17 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en2 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en3 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en4 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en5 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en6 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en7 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en8 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_bypass_en9 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div0 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div1 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div10 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div11 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div12 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div13 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div14 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div15 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div16 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div17 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div2 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div3 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div4 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div5 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div6 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div7 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div8 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_hi_div9 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div0 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div1 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div10 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div11 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div12 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div13 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div14 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div15 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div16 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div17 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div2 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div3 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div4 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div5 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div6 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div7 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div8 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_lo_div9 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en0 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en1 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en10 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en11 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en12 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en13 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en14 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en15 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en16 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en17 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en2 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en3 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en4 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en5 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en6 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en7 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en8 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_odd_div_duty_en9 = "false",
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst0 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst1 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst10 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst11 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst12 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst13 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst14 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst15 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst16 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst17 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst2 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst3 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst4 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst5 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst6 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst7 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst8 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_ph_mux_prst9 = 0,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst0 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst1 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst10 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst11 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst12 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst13 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst14 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst15 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst16 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst17 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst2 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst3 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst4 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst5 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst6 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst7 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst8 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.c_cnt_prst9 = 1,
maltlvdspll_altera_pll_altera_pll_i_191.data_rate = 0,
maltlvdspll_altera_pll_altera_pll_i_191.deserialization_factor = 4,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle0 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle1 = 10,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle10 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle11 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle12 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle13 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle14 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle15 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle16 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle17 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle2 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle3 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle4 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle5 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle6 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle7 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle8 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.duty_cycle9 = 50,
maltlvdspll_altera_pll_altera_pll_i_191.fractional_vco_multiplier = "false",
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_bypass_en = "false",
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_hi_div = 1,
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_lo_div = 1,
maltlvdspll_altera_pll_altera_pll_i_191.m_cnt_odd_div_duty_en = "false",
maltlvdspll_altera_pll_altera_pll_i_191.mimic_fbclk_type = "gclk",
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_bypass_en = "false",
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_hi_div = 1,
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_lo_div = 1,
maltlvdspll_altera_pll_altera_pll_i_191.n_cnt_odd_div_duty_en = "false",
maltlvdspll_altera_pll_altera_pll_i_191.number_of_clocks = 3,
maltlvdspll_altera_pll_altera_pll_i_191.operation_mode = "lvds",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency0 = "1250.0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency1 = "125.0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency10 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency11 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency12 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency13 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency14 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency15 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency16 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency17 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency2 = "125.0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency3 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency4 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency5 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency6 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency7 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency8 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.output_clock_frequency9 = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift0 = "400 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift1 = "6400 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift10 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift11 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift12 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift13 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift14 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift15 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift16 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift17 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift2 = "400 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift3 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift4 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift5 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift6 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift7 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift8 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.phase_shift9 = "0 ps",
maltlvdspll_altera_pll_altera_pll_i_191.pll_auto_clk_sw_en = "false",
maltlvdspll_altera_pll_altera_pll_i_191.pll_bwctrl = 0,
maltlvdspll_altera_pll_altera_pll_i_191.pll_clk_loss_sw_en = "false",
maltlvdspll_altera_pll_altera_pll_i_191.pll_clk_sw_dly = 0,
maltlvdspll_altera_pll_altera_pll_i_191.pll_clkin_1_src = "clk_0",
maltlvdspll_altera_pll_altera_pll_i_191.pll_cp_current = 0,
maltlvdspll_altera_pll_altera_pll_i_191.pll_fbclk_mux_1 = "glb",
maltlvdspll_altera_pll_altera_pll_i_191.pll_fbclk_mux_2 = "fb_1",
maltlvdspll_altera_pll_altera_pll_i_191.pll_fractional_cout = 24,
maltlvdspll_altera_pll_altera_pll_i_191.pll_fractional_division = 1,
maltlvdspll_altera_pll_altera_pll_i_191.pll_m_cnt_in_src = "ph_mux_clk",
maltlvdspll_altera_pll_altera_pll_i_191.pll_manu_clk_sw_en = "false",
maltlvdspll_altera_pll_altera_pll_i_191.pll_output_clk_frequency = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.pll_subtype = "General",
maltlvdspll_altera_pll_altera_pll_i_191.pll_type = "General",
maltlvdspll_altera_pll_altera_pll_i_191.pll_vco_div = 1,
maltlvdspll_altera_pll_altera_pll_i_191.refclk1_frequency = "0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.reference_clock_frequency = "125.0 MHz",
maltlvdspll_altera_pll_altera_pll_i_191.sim_additional_refclk_cycles_to_lock = 0;
assign
locked = wire_maltlvdspll_altera_pll_altera_pll_i_191_locked,
outclk_0 = wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk[0],
outclk_1 = wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk[1],
outclk_2 = wire_maltlvdspll_altera_pll_altera_pll_i_191_outclk[2];
endmodule //mAltLvdsPll
//synopsys translate_on
//VALID FILE
/mAltGX/mAltLvdsPll_sim
mAltGX/mAltLvdsPll_sim Property changes : Added: bugtraq:number ## -0,0 +1 ## +true \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.