URL
https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk
Subversion Repositories single-14-segment-display-driver-w-decoder
Compare Revisions
- This comparison shows the changes necessary to convert path
/single-14-segment-display-driver-w-decoder
- from Rev 2 to Rev 3
- ↔ Reverse comparison
Rev 2 → Rev 3
/trunk/Project/Lattice_FPGA_Build/DisplayDriverwDecoder.ldf
0,0 → 1,17
<?xml version="1.0" encoding="UTF-8"?> |
<BaliProject version="3.2" title="DisplayDriverwDecoder" device="LFE5U-45F-6BG381C" default_implementation="impl1"> |
<Options/> |
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1"> |
<Options def_top="DisplayDriverWrapper"/> |
<Source name="../Sources/DisplayDriverwDecoder_Top.vhd" type="VHDL" type_short="VHDL"> |
<Options top_module="DisplayDriverwDecoder_Top"/> |
</Source> |
<Source name="../Sources/DisplayDriverWrapper.vhd" type="VHDL" type_short="VHDL"> |
<Options top_module="DisplayDriverWrapper"/> |
</Source> |
<Source name="DisplayDriverwDecoder.lpf" type="Logic Preference" type_short="LPF"> |
<Options/> |
</Source> |
</Implementation> |
<Strategy name="Strategy1" file="DisplayDriverwDecoder1.sty"/> |
</BaliProject> |
/trunk/Project/Lattice_FPGA_Build/DisplayDriverwDecoder.lpf
0,0 → 1,2
BLOCK RESETPATHS; |
BLOCK ASYNCPATHS; |
/trunk/Project/Lattice_FPGA_Build/DisplayDriverwDecoder1.sty
0,0 → 1,201
<?xml version="1.0" encoding="UTF-8"?> |
<!DOCTYPE strategy> |
<Strategy version="1.0" predefined="0" description="" label="Strategy1"> |
<Property name="PROP_BD_CmdLineArgs" value="" time="0"/> |
<Property name="PROP_BD_EdfHardtimer" value="Enable" time="0"/> |
<Property name="PROP_BD_EdfInBusNameConv" value="None" time="0"/> |
<Property name="PROP_BD_EdfInLibPath" value="" time="0"/> |
<Property name="PROP_BD_EdfInRemLoc" value="Off" time="0"/> |
<Property name="PROP_BD_EdfMemPath" value="" time="0"/> |
<Property name="PROP_BD_ParSearchPath" value="" time="0"/> |
<Property name="PROP_BIT_AddressBitGen" value="Increment" time="0"/> |
<Property name="PROP_BIT_AllowReadBitGen" value="Disable" time="0"/> |
<Property name="PROP_BIT_ByteWideBitMirror" value="Disable" time="0"/> |
<Property name="PROP_BIT_CapReadBitGen" value="Disable" time="0"/> |
<Property name="PROP_BIT_ConModBitGen" value="Disable" time="0"/> |
<Property name="PROP_BIT_CreateBitFile" value="True" time="0"/> |
<Property name="PROP_BIT_DisRAMResBitGen" value="True" time="0"/> |
<Property name="PROP_BIT_DisableUESBitgen" value="False" time="0"/> |
<Property name="PROP_BIT_DonePinBitGen" value="Pullup" time="0"/> |
<Property name="PROP_BIT_DoneSigBitGen" value="4" time="0"/> |
<Property name="PROP_BIT_EnIOBitGen" value="TriStateDuringReConfig" time="0"/> |
<Property name="PROP_BIT_EnIntOscBitGen" value="Disable" time="0"/> |
<Property name="PROP_BIT_ExtClockBitGen" value="False" time="0"/> |
<Property name="PROP_BIT_GSREnableBitGen" value="True" time="0"/> |
<Property name="PROP_BIT_GSRRelOnBitGen" value="DoneIn" time="0"/> |
<Property name="PROP_BIT_GranTimBitGen" value="0" time="0"/> |
<Property name="PROP_BIT_IOTriRelBitGen" value="Cycle 2" time="0"/> |
<Property name="PROP_BIT_JTAGEnableBitGen" value="False" time="0"/> |
<Property name="PROP_BIT_LenBitsBitGen" value="24" time="0"/> |
<Property name="PROP_BIT_MIFFileBitGen" value="" time="0"/> |
<Property name="PROP_BIT_NoHeader" value="False" time="0"/> |
<Property name="PROP_BIT_OutFormatBitGen" value="Bit File (Binary)" time="0"/> |
<Property name="PROP_BIT_OutFormatBitGen_REF" value="" time="0"/> |
<Property name="PROP_BIT_OutFormatPromGen" value="Intel Hex 32-bit" time="0"/> |
<Property name="PROP_BIT_ParityCheckBitGen" value="True" time="0"/> |
<Property name="PROP_BIT_RemZeroFramesBitGen" value="False" time="0"/> |
<Property name="PROP_BIT_RunDRCBitGen" value="True" time="0"/> |
<Property name="PROP_BIT_SearchPthBitGen" value="" time="0"/> |
<Property name="PROP_BIT_StartUpClkBitGen" value="Cclk" time="0"/> |
<Property name="PROP_BIT_SynchIOBitGen" value="True" time="0"/> |
<Property name="PROP_BIT_SysClockConBitGen" value="Reset" time="0"/> |
<Property name="PROP_BIT_SysConBitGen" value="Reset" time="0"/> |
<Property name="PROP_BIT_WaitStTimBitGen" value="5" time="0"/> |
<Property name="PROP_IOTIMING_AllSpeed" value="False" time="0"/> |
<Property name="PROP_LST_AllowDUPMod" value="False" time="0"/> |
<Property name="PROP_LST_CarryChain" value="True" time="0"/> |
<Property name="PROP_LST_CarryChainLength" value="0" time="0"/> |
<Property name="PROP_LST_CmdLineArgs" value="" time="0"/> |
<Property name="PROP_LST_DSPStyle" value="DSP" time="0"/> |
<Property name="PROP_LST_DSPUtil" value="100" time="0"/> |
<Property name="PROP_LST_DecodeUnreachableStates" value="False" time="0"/> |
<Property name="PROP_LST_DisableDistRam" value="False" time="0"/> |
<Property name="PROP_LST_EBRUtil" value="100" time="0"/> |
<Property name="PROP_LST_EdfFrequency" value="" time="0"/> |
<Property name="PROP_LST_EdfHardtimer" value="Enable" time="0"/> |
<Property name="PROP_LST_EdfInLibPath" value="" time="0"/> |
<Property name="PROP_LST_EdfInRemLoc" value="Off" time="0"/> |
<Property name="PROP_LST_EdfMemPath" value="" time="0"/> |
<Property name="PROP_LST_FIXGATEDCLKS" value="True" time="0"/> |
<Property name="PROP_LST_FSMEncodeStyle" value="Auto" time="0"/> |
<Property name="PROP_LST_ForceGSRInfer" value="Auto" time="0"/> |
<Property name="PROP_LST_IOInsertion" value="True" time="0"/> |
<Property name="PROP_LST_InterFileDump" value="False" time="0"/> |
<Property name="PROP_LST_LoopLimit" value="1950" time="0"/> |
<Property name="PROP_LST_MaxFanout" value="1000" time="0"/> |
<Property name="PROP_LST_MuxStyle" value="Auto" time="0"/> |
<Property name="PROP_LST_NumCriticalPaths" value="3" time="0"/> |
<Property name="PROP_LST_OptimizeGoal" value="Timing" time="0"/> |
<Property name="PROP_LST_PropagatConst" value="True" time="0"/> |
<Property name="PROP_LST_RAMStyle" value="Auto" time="0"/> |
<Property name="PROP_LST_ROMStyle" value="Auto" time="0"/> |
<Property name="PROP_LST_RemoveDupRegs" value="True" time="0"/> |
<Property name="PROP_LST_ResolvedMixedDrivers" value="False" time="0"/> |
<Property name="PROP_LST_ResourceShare" value="True" time="0"/> |
<Property name="PROP_LST_UseIOReg" value="Auto" time="0"/> |
<Property name="PROP_LST_UseLPF" value="True" time="0"/> |
<Property name="PROP_LST_VHDL2008" value="False" time="0"/> |
<Property name="PROP_MAPSTA_AnalysisOption" value="Standard Setup and Hold Analysis" time="0"/> |
<Property name="PROP_MAPSTA_AutoTiming" value="True" time="0"/> |
<Property name="PROP_MAPSTA_CheckUnconstrainedConns" value="False" time="0"/> |
<Property name="PROP_MAPSTA_CheckUnconstrainedPaths" value="False" time="0"/> |
<Property name="PROP_MAPSTA_FullName" value="False" time="0"/> |
<Property name="PROP_MAPSTA_NumUnconstrainedPaths" value="0" time="0"/> |
<Property name="PROP_MAPSTA_ReportStyle" value="Verbose Timing Report" time="0"/> |
<Property name="PROP_MAPSTA_RouteEstAlogtithm" value="0" time="0"/> |
<Property name="PROP_MAPSTA_RptAsynTimLoop" value="False" time="0"/> |
<Property name="PROP_MAPSTA_WordCasePaths" value="1" time="0"/> |
<Property name="PROP_MAP_GuideFileMapDes" value="" time="0"/> |
<Property name="PROP_MAP_IgnorePreErr" value="True" time="0"/> |
<Property name="PROP_MAP_MAPIORegister" value="Auto" time="0"/> |
<Property name="PROP_MAP_MAPInferGSR" value="True" time="0"/> |
<Property name="PROP_MAP_MapModArgs" value="" time="0"/> |
<Property name="PROP_MAP_OvermapDevice" value="False" time="0"/> |
<Property name="PROP_MAP_PackLogMapDes" value="" time="0"/> |
<Property name="PROP_MAP_RegRetiming" value="False" time="0"/> |
<Property name="PROP_MAP_SigCrossRef" value="False" time="0"/> |
<Property name="PROP_MAP_SymCrossRef" value="False" time="0"/> |
<Property name="PROP_MAP_TimingDriven" value="False" time="0"/> |
<Property name="PROP_MAP_TimingDrivenNodeRep" value="False" time="0"/> |
<Property name="PROP_MAP_TimingDrivenPack" value="False" time="0"/> |
<Property name="PROP_PARSTA_AnalysisOption" value="Standard Setup and Hold Analysis" time="0"/> |
<Property name="PROP_PARSTA_AutoTiming" value="True" time="0"/> |
<Property name="PROP_PARSTA_CheckUnconstrainedConns" value="False" time="0"/> |
<Property name="PROP_PARSTA_CheckUnconstrainedPaths" value="False" time="0"/> |
<Property name="PROP_PARSTA_FullName" value="False" time="0"/> |
<Property name="PROP_PARSTA_NumUnconstrainedPaths" value="0" time="0"/> |
<Property name="PROP_PARSTA_ReportStyle" value="Verbose Timing Report" time="0"/> |
<Property name="PROP_PARSTA_RptAsynTimLoop" value="False" time="0"/> |
<Property name="PROP_PARSTA_SpeedForHoldAnalysis" value="m" time="0"/> |
<Property name="PROP_PARSTA_SpeedForSetupAnalysis" value="default" time="0"/> |
<Property name="PROP_PARSTA_WordCasePaths" value="10" time="0"/> |
<Property name="PROP_PAR_CrDlyStFileParDes" value="False" time="0"/> |
<Property name="PROP_PAR_DisableTDParDes" value="False" time="0"/> |
<Property name="PROP_PAR_EffortParDes" value="5" time="0"/> |
<Property name="PROP_PAR_MultiSeedSortMode" value="Worst Slack" time="0"/> |
<Property name="PROP_PAR_NewRouteParDes" value="NBR" time="0"/> |
<Property name="PROP_PAR_PARClockSkew" value="Off" time="0"/> |
<Property name="PROP_PAR_PARModArgs" value="" time="0"/> |
<Property name="PROP_PAR_ParGuideRepMatch" value="False" time="0"/> |
<Property name="PROP_PAR_ParMatchFact" value="" time="0"/> |
<Property name="PROP_PAR_ParMultiNodeList" value="" time="0"/> |
<Property name="PROP_PAR_ParNCDGuideFile" value="" time="0"/> |
<Property name="PROP_PAR_ParRunPlaceOnly" value="False" time="0"/> |
<Property name="PROP_PAR_PlcIterParDes" value="1" time="0"/> |
<Property name="PROP_PAR_PlcStCostTblParDes" value="1" time="0"/> |
<Property name="PROP_PAR_PrefErrorOut" value="True" time="0"/> |
<Property name="PROP_PAR_RemoveDir" value="True" time="0"/> |
<Property name="PROP_PAR_RouteDlyRedParDes" value="0" time="0"/> |
<Property name="PROP_PAR_RoutePassParDes" value="6" time="0"/> |
<Property name="PROP_PAR_RouteResOptParDes" value="0" time="0"/> |
<Property name="PROP_PAR_RoutingCDP" value="Auto" time="0"/> |
<Property name="PROP_PAR_RoutingCDR" value="1" time="0"/> |
<Property name="PROP_PAR_RunParWithTrce" value="False" time="0"/> |
<Property name="PROP_PAR_SaveBestRsltParDes" value="1" time="0"/> |
<Property name="PROP_PAR_StopZero" value="False" time="0"/> |
<Property name="PROP_PAR_parHold" value="On" time="0"/> |
<Property name="PROP_PAR_parPathBased" value="Off" time="0"/> |
<Property name="PROP_PRE_CmdLineArgs" value="" time="0"/> |
<Property name="PROP_PRE_EdfArrayBoundsCase" value="False" time="0"/> |
<Property name="PROP_PRE_EdfAutoResOfRam" value="False" time="0"/> |
<Property name="PROP_PRE_EdfClockDomainCross" value="False" time="0"/> |
<Property name="PROP_PRE_EdfDSPAcrossHie" value="False" time="0"/> |
<Property name="PROP_PRE_EdfFullCase" value="False" time="0"/> |
<Property name="PROP_PRE_EdfIgnoreRamRWCol" value="False" time="0"/> |
<Property name="PROP_PRE_EdfMissConstraint" value="False" time="0"/> |
<Property name="PROP_PRE_EdfNetFanout" value="True" time="0"/> |
<Property name="PROP_PRE_EdfParaCase" value="False" time="0"/> |
<Property name="PROP_PRE_EdfReencodeFSM" value="True" time="0"/> |
<Property name="PROP_PRE_EdfResSharing" value="True" time="0"/> |
<Property name="PROP_PRE_EdfTimingViolation" value="True" time="0"/> |
<Property name="PROP_PRE_EdfUseSafeFSM" value="False" time="0"/> |
<Property name="PROP_PRE_EdfVlog2001" value="True" time="0"/> |
<Property name="PROP_PRE_VSynComArea" value="False" time="0"/> |
<Property name="PROP_PRE_VSynCritcal" value="3" time="0"/> |
<Property name="PROP_PRE_VSynFSM" value="Auto" time="0"/> |
<Property name="PROP_PRE_VSynFreq" value="200" time="0"/> |
<Property name="PROP_PRE_VSynGSR" value="False" time="0"/> |
<Property name="PROP_PRE_VSynGatedClk" value="False" time="0"/> |
<Property name="PROP_PRE_VSynIOPad" value="False" time="0"/> |
<Property name="PROP_PRE_VSynOutNetForm" value="None" time="0"/> |
<Property name="PROP_PRE_VSynOutPref" value="True" time="0"/> |
<Property name="PROP_PRE_VSynRepClkFreq" value="True" time="0"/> |
<Property name="PROP_PRE_VSynRetime" value="True" time="0"/> |
<Property name="PROP_PRE_VSynTimSum" value="10" time="0"/> |
<Property name="PROP_PRE_VSynTransform" value="True" time="0"/> |
<Property name="PROP_PRE_VSyninpd" value="0" time="0"/> |
<Property name="PROP_PRE_VSynoutd" value="0" time="0"/> |
<Property name="PROP_SYN_ClockConversion" value="True" time="0"/> |
<Property name="PROP_SYN_CmdLineArgs" value="" time="0"/> |
<Property name="PROP_SYN_EdfAllowDUPMod" value="False" time="0"/> |
<Property name="PROP_SYN_EdfArea" value="False" time="0"/> |
<Property name="PROP_SYN_EdfArrangeVHDLFiles" value="True" time="0"/> |
<Property name="PROP_SYN_EdfDefEnumEncode" value="Default" time="0"/> |
<Property name="PROP_SYN_EdfFanout" value="1000" time="0"/> |
<Property name="PROP_SYN_EdfFrequency" value="" time="0"/> |
<Property name="PROP_SYN_EdfGSR" value="False" time="0"/> |
<Property name="PROP_SYN_EdfInsertIO" value="False" time="0"/> |
<Property name="PROP_SYN_EdfNumCritPath" value="" time="0"/> |
<Property name="PROP_SYN_EdfNumStartEnd" value="" time="0"/> |
<Property name="PROP_SYN_EdfOutNetForm" value="None" time="0"/> |
<Property name="PROP_SYN_EdfPushTirstates" value="True" time="0"/> |
<Property name="PROP_SYN_EdfResSharing" value="True" time="0"/> |
<Property name="PROP_SYN_EdfRunRetiming" value="Pipelining Only" time="0"/> |
<Property name="PROP_SYN_EdfSymFSM" value="True" time="0"/> |
<Property name="PROP_SYN_EdfUnconsClk" value="False" time="0"/> |
<Property name="PROP_SYN_EdfVerilogInput" value="Verilog 2001" time="0"/> |
<Property name="PROP_SYN_ExportSetting" value="No" time="0"/> |
<Property name="PROP_SYN_ResolvedMixedDrivers" value="False" time="0"/> |
<Property name="PROP_SYN_UpdateCompilePtTimData" value="False" time="0"/> |
<Property name="PROP_SYN_UseLPF" value="True" time="0"/> |
<Property name="PROP_SYN_VHDL2008" value="False" time="0"/> |
<Property name="PROP_TIM_MaxDelSimDes" value="" time="0"/> |
<Property name="PROP_TIM_MinSpeedGrade" value="False" time="0"/> |
<Property name="PROP_TIM_ModPreSimDes" value="" time="0"/> |
<Property name="PROP_TIM_NegStupHldTim" value="True" time="0"/> |
<Property name="PROP_TIM_TimSimGenPUR" value="True" time="0"/> |
<Property name="PROP_TIM_TimSimGenX" value="False" time="0"/> |
<Property name="PROP_TIM_TimSimHierSep" value="" time="0"/> |
<Property name="PROP_TIM_TrgtSpeedGrade" value="" time="0"/> |
<Property name="PROP_TIM_WriteVerboseNetlist" value="False" time="0"/> |
</Strategy> |
trunk/Project/Lattice_FPGA_Build
Property changes :
Added: svn:ignore
## -0,0 +1,3 ##
+impl1
+
+DisplayDriverwDecoder_tcr.dir
Index: trunk/Project/Sources/Doxygen_cfg/single-14-segment-display-driver-w-decoder.doxyfile
===================================================================
--- trunk/Project/Sources/Doxygen_cfg/single-14-segment-display-driver-w-decoder.doxyfile (revision 2)
+++ trunk/Project/Sources/Doxygen_cfg/single-14-segment-display-driver-w-decoder.doxyfile (revision 3)
@@ -780,7 +780,7 @@
# spaces. See also FILE_PATTERNS and EXTENSION_MAPPING
# Note: If this tag is empty the current directory is searched.
-INPUT =
+INPUT = C:\Projects\single-14-segment-display-driver-w-decoder\Project C:\Projects\single-14-segment-display-driver-w-decoder\Project\Sources
# This tag can be used to specify the character encoding of the source files
# that doxygen parses. Internally doxygen uses the UTF-8 encoding. Doxygen uses
@@ -811,7 +811,7 @@
# be searched for input files as well.
# The default value is: NO.
-RECURSIVE = NO
+RECURSIVE = YES
# The EXCLUDE tag can be used to specify files and/or directories that should be
# excluded from the INPUT source files. This way you can easily exclude a
@@ -2278,7 +2278,7 @@
# The default value is: NO.
# This tag requires that the tag HAVE_DOT is set to YES.
-CALL_GRAPH = NO
+CALL_GRAPH = YES
# If the CALLER_GRAPH tag is set to YES then doxygen will generate a caller
# dependency graph for every global function or class method.
@@ -2339,7 +2339,7 @@
# found. If left blank, it is assumed the dot tool can be found in the path.
# This tag requires that the tag HAVE_DOT is set to YES.
-DOT_PATH =
+DOT_PATH = C:\Graphviz2.38\bin\dot.exe
# The DOTFILE_DIRS tag can be used to specify one or more directories that
# contain dot files that are included in the documentation (see the \dotfile
/trunk/Project/Sources/DisplayDriverWrapper.vhd
0,0 → 1,48
-------------------------------------------------------------------------------- |
-- Entity: DisplayDriverWrapper |
-- Date:2017-01-06 |
-- Author: GL |
-- |
-- Description: |
-------------------------------------------------------------------------------- |
library ieee; |
use ieee.std_logic_1164.all; |
use ieee.std_logic_unsigned.all; |
|
--! @file |
--! @brief Top wrapper for design FPGA prove. |
--! @details This wrapper is designed for Lattice ECP5-5G Versa Development Kit. |
entity DisplayDriverWrapper is |
port ( |
clk : in std_logic; --! input clock, xx MHz. |
reset : in std_logic; --! active high |
|
button : in std_logic; --! dev board tact switch to scroll through some test symbols |
|
--! Typically the data fed to display (single or multiple) is provided for single display at a time. |
--! If multiple displays are required together with data goes display select (according typical dynamic display indication). |
disp_data : out std_logic_vector(13 downto 0); |
|
--! If more displays needs to be fed change disp_sel to vector with length equal to number of displays. |
--! Use principles of the standard dynamic indication: provide data then enable the displays sequentially. |
--! If brightness control is desired just AND the selector and the PWM controller output. |
disp_sel : out std_logic |
); |
end DisplayDriverWrapper; |
|
--! @details The architecture consists of the DisplayDriverwDecoder_Top itself (as DUT) plus |
--! sample symbol generator triggered by the button on the dev board |
architecture arch of DisplayDriverWrapper is |
signal empty: std_logic; |
begin |
|
DDwD_Top:entity work.DisplayDriverwDecoder_Top |
port map( |
clk => clk |
); |
|
--! that's fucking doxygen comment |
disp_sel <= '1' when button = '1'; |
|
end arch; |
|
trunk/Project/Sources/DisplayDriverWrapper.vhd
Property changes :
Added: svn:mime-type
## -0,0 +1 ##
+text/plain
\ No newline at end of property
Index: trunk/Project/Sources/DisplayDriverwDecoder_Top.vhd
===================================================================
--- trunk/Project/Sources/DisplayDriverwDecoder_Top.vhd (nonexistent)
+++ trunk/Project/Sources/DisplayDriverwDecoder_Top.vhd (revision 3)
@@ -0,0 +1,51 @@
+--------------------------------------------------------------------------------
+-- Entity: DisplayDriverwDecoder_Top
+-- Date:2017-01-06
+-- Author: GL
+--
+-- Description: Top module for display driver with decoder
+--! @file
+--! @brief Display Driver With Decoder Top Level Module
+--------------------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+--! Top entity of the display driver.
+entity DisplayDriverwDecoder_Top is
+ port (
+ clk : in std_logic; --! input clock, xx MHz.
+ reset : in std_logic; --! active high
+
+ --! ASCII symbols are coded in 1B having values from 0x00 to 0x7F.
+ --! Current implementation uses 104-Character ASCII Font Map described in MAX6955 Datasheet.
+ --! https://datasheets.maximintegrated.com/en/ds/MAX6955.pdf
+ --! The MSB is used to light the display dot.
+ --! For example if you want to display H the code will be 0x48 (or 01001000b).
+ --! If you want to display H. the code will be 0xC8 (or 11001000b).
+ -- TODO: refactor the code above to be clear when the idea gets clear
+ ascii_in: in std_logic_vector(7 downto 0);
+
+ --! Typically the data fed to display (single or multiple) is provided for single display at a time.
+ --! If multiple displays are required together with data goes display select (according typical dynamic display indication).
+ disp_data : out std_logic_vector(13 downto 0);
+
+ --! If more displays needs to be fed change disp_sel to vector with length equal to number of displays.
+ --! Use principles of the standard dynamic indication: provide data then enable the displays sequentially.
+ --! If brightness control is desired just AND the selector and the PWM controller output.
+ disp_sel : out std_logic
+
+ );
+end DisplayDriverwDecoder_Top;
+
+--! @brief Architecture definition of the DisplayDriverwDecoder_Top
+--! @details Detailed description of the DisplayDriverwDecoder_Top architecture.
+architecture arch of DisplayDriverwDecoder_Top is
+
+begin
+
+
+
+end arch;
+
trunk/Project/Sources/DisplayDriverwDecoder_Top.vhd
Property changes :
Added: svn:mime-type
## -0,0 +1 ##
+text/plain
\ No newline at end of property