OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /socgen/trunk/Projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/verilog
    from Rev 131 to Rev 133
    Reverse comparison

Rev 131 → Rev 133

/tb.ext_m
19,21 → 19,6
 
pullup pu_ramwait ( ramwait_in );
 
mt45w8mw12_def
psram (
.clk ( ramclk_out ),
.adv_n ( ramadv_n_out ),
.cre ( ramcre_out ),
.o_wait ( ramwait_in ),
.ce_n ( ramcs_n_out ),
.oe_n ( memoe_n_out ),
.we_n ( memwr_n_out ),
.lb_n ( ramlb_n_out ),
.ub_n ( ramub_n_out ),
.addr ( memadr_out ),
.dq ( MEMDB )
);
 
 
assign STOP = 1'b0;
assign BAD = 1'b0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.