OpenCores
URL https://opencores.org/ocsvn/sockit_owm/sockit_owm/trunk

Subversion Repositories sockit_owm

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /sockit_owm/trunk/inc
    from Rev 2 to Rev 3
    Reverse comparison

Rev 2 → Rev 3

/sockit_owm_regs.h
27,38 → 27,55
 
#include <io.h>
 
#define SOCKIT_OWM_REG 0
#define IOADDR_SOCKIT_OWM(base) __IO_CALC_ADDRESS_NATIVE(base, SOCKIT_OWM_REG)
#define IORD_SOCKIT_OWM(base) IORD(base, SOCKIT_OWM_REG)
#define IOWR_SOCKIT_OWM(base, data) IOWR(base, SOCKIT_OWM_REG, data)
//////////////////////////////////////////////////////////////////////////////
// control status register //
//////////////////////////////////////////////////////////////////////////////
 
#define SOCKIT_OWM_DAT_MSK (0x01) // data bit
#define SOCKIT_OWM_DAT_OFST (0)
#define SOCKIT_OWM_RST_MSK (0x02) // reset (write only)
#define SOCKIT_OWM_RST_OFST (1)
#define SOCKIT_OWM_TRN_MSK (0x02) // transfer (read only)
#define SOCKIT_OWM_TRN_OFST (1)
#define SOCKIT_OWM_OVD_MSK (0x04) // overdrive
#define SOCKIT_OWM_OVD_OFST (2)
#define SOCKIT_OWM_PWR_MSK (0x08) // power (strong pull-up)
#define SOCKIT_OWM_PWR_OFST (3) // if there is a single port
#define SOCKIT_OWM_STX_MSK (0x10) // status TX
#define SOCKIT_OWM_STX_OFST (4)
#define SOCKIT_OWM_SRX_MSK (0x20) // status RX
#define SOCKIT_OWM_SRX_OFST (5)
#define SOCKIT_OWM_ETX_MSK (0x40) // irq enable TX
#define SOCKIT_OWM_ETX_OFST (6)
#define SOCKIT_OWM_ERX_MSK (0x80) // irq enable RX
#define SOCKIT_OWM_ERX_OFST (7)
#define SOCKIT_OWM_CTL_REG 0
#define IOADDR_SOCKIT_OWM_CTL(base) IO_CALC_ADDRESS_NATIVE(base, SOCKIT_OWM_CTL_REG)
#define IORD_SOCKIT_OWM_CTL(base) IORD(base, SOCKIT_OWM_CTL_REG)
#define IOWR_SOCKIT_OWM_CTL(base, data) IOWR(base, SOCKIT_OWM_CTL_REG, data)
 
#define SOCKIT_OWM_SEL_MSK (0x0f00) // port select number
#define SOCKIT_OWM_SEL_OFST (8)
#define SOCKIT_OWM_CTL_DAT_MSK (0x00000001) // data bit
#define SOCKIT_OWM_CTL_DAT_OFST (0)
#define SOCKIT_OWM_CTL_RST_MSK (0x00000002) // reset
#define SOCKIT_OWM_CTL_RST_OFST (1)
#define SOCKIT_OWM_CTL_OVD_MSK (0x00000004) // overdrive
#define SOCKIT_OWM_CTL_OVD_OFST (2)
#define SOCKIT_OWM_CTL_CYC_MSK (0x00000008) // cycle
#define SOCKIT_OWM_CTL_CYC_OFST (3)
#define SOCKIT_OWM_CTL_PWR_MSK (0x00000010) // power (strong pull-up), if there is a single 1-wire line
#define SOCKIT_OWM_CTL_PWR_OFST (5)
#define SOCKIT_OWM_CTL_RSV_MSK (0x00000020) // reserved
#define SOCKIT_OWM_CTL_RSV_OFST (5)
#define SOCKIT_OWM_CTL_IRQ_MSK (0x00000040) // irq status
#define SOCKIT_OWM_CTL_IRQ_OFST (6)
#define SOCKIT_OWM_CTL_IEN_MSK (0x00000080) // irq enable
#define SOCKIT_OWM_CTL_IEN_OFST (7)
 
#define SOCKIT_OWM_POWER_MSK (0xffff0000) // power (strong pull-up)
#define SOCKIT_OWM_POWER_OFST (16) // if there is more than one port
#define SOCKIT_OWM_CTL_SEL_MSK (0x00000f00) // port select number
#define SOCKIT_OWM_CTL_SEL_OFST (8)
 
#define SOCKIT_OWM_CTL_POWER_MSK (0xffff0000) // power (strong pull-up), if there is more than one 1-wire line
#define SOCKIT_OWM_CTL_POWER_OFST (16)
 
// two common commands
#define SOCKIT_OWM_DLY_MSK ( SOCKIT_OWM_RST_MSK | SOCKIT_OWM_DAT_MSK)
#define SOCKIT_OWM_IDL_MSK (SOCKIT_OWM_OVD_MSK | SOCKIT_OWM_RST_MSK | SOCKIT_OWM_DAT_MSK)
#define SOCKIT_OWM_CTL_DLY_MSK ( SOCKIT_OWM_CTL_RST_MSK | SOCKIT_OWM_CTL_DAT_MSK)
#define SOCKIT_OWM_CTL_IDL_MSK (SOCKIT_OWM_CTL_OVD_MSK | SOCKIT_OWM_CTL_RST_MSK | SOCKIT_OWM_CTL_DAT_MSK)
 
//////////////////////////////////////////////////////////////////////////////
// clock divider ratio register //
//////////////////////////////////////////////////////////////////////////////
 
#define SOCKIT_OWM_CDR_REG 1
#define IOADDR_SOCKIT_OWM_CDR(base) IO_CALC_ADDRESS_NATIVE(base, SOCKIT_OWM_CDR_REG)
#define IORD_SOCKIT_OWM_CDR(base) IORD(base, SOCKIT_OWM_CDR_REG)
#define IOWR_SOCKIT_OWM_CDR(base, data) IOWR(base, SOCKIT_OWM_CDR_REG, data)
 
#define SOCKIT_OWM_CDR_N_MSK (0x0000ffff) // normal mode
#define SOCKIT_OWM_CDR_N_OFST (0)
#define SOCKIT_OWM_CDR_O_MSK (0xffff0000) // overdrive mode
#define SOCKIT_OWM_CDR_O_OFST (16)
 
 
#endif /* __SOCKIT_OWM_REGS_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.